

FAIRCHILD DIODE-TRANSISTOR MICROLOGIC®


INTEGRATED CIRCUITS COMPOSITE DATA SHEET

A FAIRCHILD COMPATIBLE CURRENT SINKING LOGIC PRODUCT
0°C TO 75°C TEMPERATURE RANGE

GENERAL DESCRIPTION — Fairchild Diode Transistor Micrologic® (DT μ L) Integrated Circuits family uses diode-transistor logic and is designed specifically for integrated circuit technology. The design of these circuits offers distinctly superior performance. Some of the advantages follow:

- HIGH PERFORMANCE WITH A SINGLE POWER SUPPLY - - 5.0 V
- HIGH NOISE IMMUNITY - - 1.0 V
- HIGH FAN-OUT CAPABILITY - - 8-25
- GATES WITH 6 k OR 2 k PULL-UP RESISTORS FOR OPTIMUM SPEED
- FAN-OUT AND NOISE IMMUNITY TRADE-OFF
- LOW POWER DISSIPATION - - 8.5 mW/GATE
- GATE OUTPUTS CAN BE TIED TOGETHER FOR THE "WIRED OR" FUNCTION


TYPICAL DUAL IN-LINE PACKAGE
(In accordance with JEDEC TO-116)



NOTES:

1. Leads are intended for insertion in hole rows on .300" centers. They are purposely shipped with "positive" (.350) misalignment to facilitate insertion.
2. Board drilling dimensions should equal your practice for a conventional .020 inch diameter lead.


TYPICAL FLAT PACKAGE
TOP VIEW




ORDER INFORMATION — To order Diode Transistor Micrologic® Integrated Circuits elements specify U31XXXX59X for Flat package and U6AXXX59X for Dual In-Line* package where XXXX is 9930, 9932 etc.

PIN CONFIGURATION: IDENTICAL FOR DUAL-IN-LINE AND FLAT PACKAGES


DT μ L 9930 • DT μ L 9961
DT μ L 9932 • DT μ L 9944




DT μ L 9946 • DT μ L 9949



DT μ L 9962 • DT μ L 9963



DT μ L 9945 • DT μ L 9948



*Fairchild Patent Pending


FAIRCHILD
SEMICONDUCTOR
A DIVISION OF FAIRCHILD CAMERA AND INSTRUMENT CORPORATION

313 FAIRCHILD DRIVE, MOUNTAIN VIEW, CALIFORNIA, (415) 962-5011, TWX: 910-379-6435

DT μ L GATES

All DT μ L gates are positive logic NAND gates or negative logic NOR gates. A variety of gate combinations is available which provides the system designer the utmost in logic flexibility and reduces package requirements to a minimum. Gate outputs may be paralleled to perform OR (collector) logic. In addition, gates may be cross-connected to form flip-flops, exclusive OR, etc. Gates with 2 k Ω pull-up resistors offer improved propagation delay times.

LOGIC DIAGRAM



POSITIVE (NAND) LOGIC

$$E = \overline{A \cdot B \cdot C \cdot D \cdot X}$$

$$F = \overline{G \cdot H \cdot I \cdot J \cdot Y}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY

DT μ L 9930 • DT μ L 9961

TYPICAL RESISTOR VALUES


$$R_1 = 2.00k \Omega$$

$$R_2 = 1.75k \Omega$$


$$R_3 = 5.00k \Omega$$

$$R_4 = 6.00k \Omega \text{ (9930)}$$

$$R_4 = 2.00k \Omega \text{ (9961)}$$



LOGIC DIAGRAM



POSITIVE (NAND) LOGIC

$$E = \overline{A \cdot B}$$

$$F = \overline{G \cdot H}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY

DT μ L 9946 • DT μ L 9949

TYPICAL RESISTOR VALUES


$$R_1 = 2.00k \Omega$$

$$R_2 = 1.75k \Omega$$


$$R_3 = 5.00k \Omega$$

$$R_4 = 6.00k \Omega \text{ (9946)}$$

$$R_4 = 2.00k \Omega \text{ (9949)}$$



LOGIC DIAGRAM



POSITIVE (NAND) LOGIC

$$E = \overline{A \cdot B \cdot C}$$

SCHEMATIC DIAGRAM — ONE GATE ONLY

DT μ L 9962 • DT μ L 9963

TYPICAL RESISTOR VALUES


$$R_1 = 2.00k \Omega$$

$$R_2 = 1.75k \Omega$$


$$R_3 = 5.00k \Omega$$

$$R_4 = 6.00k \Omega \text{ (9962)}$$


$$R_4 = 2.00k \Omega \text{ (9963)}$$



**AVERAGE POWER DISSIPATION
VERSUS TEMPERATURE
(TYPICAL EACH GATE)**





TEST CONDITIONS



$$AV. \text{ POWER DRAIN} = \frac{V_{CC} \cdot I_A}{2}$$

TYPICAL T_{pd} TEST CIRCUIT DT μ L GATES




T_{pd} — will be read from input at 1.3 V

($V_{CC} = 5 \text{ V}$, $T = 25^\circ \text{C}$)


		R	C ₂	Min.	Max.
(6 k Pull-up)	t_{pd+}	3.9k Ω	30 pF	25 ns	80 ns
(6 k & 2 k Pull-up)	t_{pd-}	400 Ω	50 pF	10 ns	30 ns
(2 k Pull-up)	t_{pd+}	3.9k Ω	30 pF	15 ns	50 ns

**OPERATING VOLTAGE
CHARACTERISTICS**

WORST CASE (OUTPUT LOGIC LEVEL — V_{OH} AND V_{OL}
INPUT THRESHOLD LEVELS — V_{IH} AND V_{IL})



**TIME DELAY VERSUS
CAPACITIVE LOADS**




DT μ L 9932 BUFFER ELEMENT

DT μ L 9944 POWER GATE

The DT μ L 9932 is a dual 4-input inverting driver. It features an emitter-follower pull-up which provides a high fan-out device with superior capacitance-driving capability. The DT μ L 9944 has an output with no internal pull-up. This provides a high fan-out device whose outputs may be tied together to perform the "wired OR" function. The 9944 is useful as an interface driver or as a low-power lamp driver. The fan-in of either element may be extended with the use of the DT μ L 9933.

LOGIC DIAGRAM




POSITIVE (NAND) LOGIC


$$E = \overline{A \cdot B \cdot C \cdot D \cdot (X)}$$

$$F = \overline{G \cdot H \cdot I \cdot J \cdot (Y)}$$



SCHEMATIC DIAGRAM OF THE DT μ L 9932 ELEMENT (ONE SIDE ONLY)



SCHEMATIC DIAGRAM OF THE DT μ L 9944 ELEMENT (ONE SIDE ONLY)



tpd TEST CIRCUIT FOR DT μ L 9932 ELEMENT





All Diodes are FD600 or Equivalent at 25°C
C₁ and C₂ includes Probe and Jig Capacitance

(V_{CC} = 5.0 V, T_A = 25°C)

		R	C	Min.	Max.
t _{pd+}	9932	510 Ω	500 pF	25 ns	80 ns
t _{pd-}	9932	150 Ω	500 pF	15 ns	40 ns

tpd TEST CIRCUIT FOR DT μ L 9944 ELEMENT




C₁ and C₂ includes Probe and Jig Capacitance


(V_{CC} = 5.0 V, T_A = 25°C)

		R	C	Min.	Max.
t _{pd+}	9944	510 Ω	20 pF	15 ns	50 ns
t _{pd-}	9944	150 Ω	100 pF	10 ns	35 ns


TYPICAL tpd + VERSUS CAPACITY (9932)



TYPICAL tpd + VERSUS CAPACITY (9944)



TYPICAL tpd - VERSUS CAPACITY (9932, 9944)




DT_μL 9945 • DT_μL 9948 - CLOCKED FLIP FLOP

The DT_μL 9945 and DT_μL 9948 Clocked Flip-Flops are directly-coupled units operating on the "master-slave" principle. Information enters the "master" while the Trigger input voltage is high and transfers to the "slave" when the Trigger input voltage goes low. Since operation depends only on voltage levels, any sort of waveshape having the proper voltage levels may be used as a trigger signal. Rise and fall times are irrelevant.



The DT_μL 9945 and DT_μL 9948 have an improved direct Set and Clear design which allows unhampered asynchronous entry irrespective of signals applied to any other inputs. The direct inputs always take precedence, thus simplifying the design of arbitrarily preset ripple-counters and other minimum hardware applications.

Output buffers provide isolation between the "slave" and the output load, thereby enhancing immunity to signal line noise. The DT_μL 9945 incorporates the standard 6 k Ω output pull-up resistor, while the DT_μL 9948 features a 2 k Ω output pull-up resistor for improved rise times, and matched delay between rising and falling outputs for capacitive loading up to 100 pF.

SCHEMATIC DIAGRAM



tpd TEST CIRCUIT




C₁ and C₂ includes Probe and Jig Capacitance


(V_{CC} = 5 V, T = 25°C)

		R	C ₂	Min.	Max.
t _{pd+}	9945	2.00 k	30 pF	35 ns	75 ns
t _{pd-}	9945	330 Ω	30 pF	35 ns	75 ns
t _{pd+}	9948	2.00 k	30 pF	20 ns	65 ns
t _{pd-}	9948	330 Ω	30 pF	30 ns	75 ns


TYPICAL MAXIMUM BINARY COUNTING RATE VERSUS CAPACITY



TYPICAL POWER DISSIPATION VERSUS V_{CC}



TYPICAL tpd VERSUS CAPACITANCE




DT μ L 9933 EXTENDER


The DT μ L 9933 is a Dual Input-Extender consisting of two independent diode arrays identical in every respect to the input diodes of the DT μ L Gate and Buffer elements. Good practice dictates that extension interconnection paths be as short as possible to minimize the effects of distributed capacitance on circuit performance.

Typical input capacitance of DT μ L 9933 is 2 pF, output capacitance is 5 pF.


SCHEMATIC DIAGRAM




FLAT PACKAGE LAYOUT



LOGIC EXAMPLE




FORWARD VOLTAGE VERSUS FORWARD CURRENT +25°C



DT μ L 9936 • DT μ L 9937 - HEX INVERTER

The DT μ L 9936 hex inverter has input-output characteristics identical to the other DT μ L gates. Inverters can be cross-connected to form flip-flops or the outputs can be paralleled to perform the "wired OR" function.


DT μ L 9936 • DT μ L 9937



SCHEMATIC DIAGRAM — ONE INVERTER ONLY
DT μ L 9936 • DT μ L 9937

TYPICAL RESISTOR VALUES

- $R_1 = 2.00k \Omega$
- $R_2 = 1.75k \Omega$
- $R_3 = 5.00k \Omega$
- $R_4 = 6.00k \Omega$ (9936)
- $R_4 = 2.00k \Omega$ (9937)



DT μ L 9951 - MONOSTABLE MULTIVIBRATOR


The DT μ L 9951 is an integrated monostable multivibrator designed for use with other members of the DT μ L family. It provides complementary output pulses which are typically 100 ns wide. This pulse width is adjustable by the addition of external components.

ABSOLUTE MAXIMUM RATINGS

(above which useful life may be impaired)

Supply Voltage (V_{CC}), -55°C to +125°C, continuous:	+8.0 Volts
Supply Voltage (V_{CC}), pulsed, <1 second:	+12 Volts
Output Current, into outputs:	50 mA
Current into Pin 10	5.0 mA
Input Forward Current	-10 mA
Input Reverse Current	1.0 mA


DT μ L 9951




INPUT-OUTPUT LOAD FACTORS TO DT μ L FAMILY

Each DT μ L 9951 input should be rated at 2 loads.
Each DT μ L 9951 output may drive 10 DT μ L loads.

OUTPUT PULSE WIDTH VERSUS
EXTERNAL TIMING
CAPACITANCE C_X



SCHEMATIC DIAGRAM



RULES FOR USE OF DT μ L 9951







- With Pin 9 connected to V_{CC} and no external capacitor (C_X), the output pulse width is approximately 100 ns.
- With Pin 9 connected to V_{CC} and an external capacitor (C_X) connected between Pins 10 and 11, the output pulse width (T) is:
 $T \approx 4.5 (C_X + 20)$ with C_X in pF and T in ns.
- For improved pulse width control, Pin 9 is left open and a stable external resistor (R_X) of 9 k Ω minimum to 15 k Ω maximum is connected from Pin 10 to V_{CC} . The output pulse width is given by the expression: $T \approx 0.5 R_X (C_X + 20)$ with R_X in k Ω , C_X in pF and T in ns.
- The output duty cycle (pulse width/period) should not exceed 40%. It may be increased to 50% by adding a 2 k Ω resistor between Pin 11 and V_{CC} . Higher duty cycles are obtainable but the output pulse width and performance are less predictable.
- The maximum input fall time to trigger: 25 ns for a 1.0-volt swing; 50 ns for a 2.0 volt swing; 100 ns for a 4.0-volt swing.
- The AC sensitivity of the inputs may be decreased by connecting a capacitor between Pin 5 and ground.
- The minimum pulse width at output Pin 1 is approximately 100 ns. This pulse width may be decreased to 50 ns by connecting a 10 k Ω resistor between Pin 5 and V_{CC} .

FAIRCHILD DIODE-TRANSISTOR MICROLOGIC® I.C.

ABSOLUTE MAXIMUM RATINGS (above which useful life may be impaired)






Supply Voltage (V_{CC}), -55°C to 125°C , continuous	+8.0 Volts	Input Forward Current	-10 mA
Supply Voltage (V_{CC}), pulsed, <1 second	+12 Volts	Input Reverse Current	1.0 mA
Output Current, into outputs		Operating Temperature	0°C to $+75^{\circ}\text{C}$
DT μ L 9932 & 9944	100 mA	Storage Temperature	-65°C to $+150^{\circ}\text{C}$
DT μ L, except 9932 & 9944	30 mA		

INPUT-OUTPUT LOADING FACTORS



The number of elements that may be driven by an output terminal may consist of any combination of elements whose summation of input loading does not exceed the output terminal driving capability.

RULES FOR INPUT EXPANSION AND "WIRED OR" CONNECTION



RULES

- Outputs of DT μ L gates with $6\text{ k}\Omega$ pull-up resistors, 9930, 9946, and 9962 may be tied together for the "wired OR" function. Subtract 1 unit fan-out for each added gate. Subtract 5 fan-outs for 6 added gates.
- Outputs of DT μ L gates with $2\text{ k}\Omega$ pull-up resistors, 9949, 9961, and 9963 may be tied together for the "wired OR" function. Subtract 2 units of fan-out for each added gate.
- Outputs of DT μ L 9932 may not be tied together for the "wired OR" function.