

Video-Pulse Generator


TBB 278 B

Preliminary Data

CMOS

Features

- Free-running or external synchronization
- External synchronization optionally with S signal and PLL or with basic timing signal t_0 and frame reset signal
- Parallel or serial programming
- Line interlacing can be disabled
- Parallel programming:
 - 16 systems with firmly assigned line numbers and pulse widths (CCIR 624-3, EIA RS 343 A, CCIR AZ 11, HDTV and others)
- Serial programming:
 - Line number per field selectable between 1 and 4095
 - Pulse widths selectable in steps
 - Identification signals for PAL, PAL-M, SECAM and NTSC color systems
 - Equalizing signals and V_{sync} -interruptors can be disabled
 - TLL-compatible serial interface
 - Power-on reset on PAL system




Type	Ordering Code	Package
▼ TBB 278 B	Q67100-H8759	P-DIP-22

▼ New type


The TBB 278 B video-pulse generator is an LSI circuit generating the sync, control and color-subcarrier-window signals that are necessary for controlling cameras, monitors, mixing consoles and similar items of equipment. Up to 4095 lines and the pulse widths of output signals can be serially programmed. Alternatively to serial programming, 16 standards or systems based on standards can be selected on a parallel interface or by switches or hardwiring.

Pin Configuration (top view)



Pin Definitions and Functions

Pin	Symbol	Function
1	V_{DD}	Supply voltage
3	V_{SS}	Ground
19	OSCO	Crystal connection/ext. clock
18	OSCI	Crystal connection
16	PD	PLL output
12	CL/ N_A	Clock/parallel programm. input
13	D/ N_B	Data/parallel programm. input
11	EPS	Parallel/serial programming switchover, transfer to serial latch
17	SY	Ext. sync signal input
4	H_{Imp}	Horizontal pulse (line freq.)
21	H/2	Double line frequency
6	B(H)	Horizontal blanking pulse
10	C_t	Clamping pulse
7	B	Blanking signal
20	$R_B/8 V$	Vidicon blanking signal output/ output for color-subcarrier- phase identification signal
2	S	Sync signal
5	F_R	Frame reset signal
22	V_{Imp}	Vertical pulse
14	PI/ N_C	Output for PAL identification pulse or SECAM identification/ parallel programming input
15	BC/ N_D	Burst window output (PAL, PAL-M, NTSC), color-subcarrier blanking-window output (SECAM)/ parallel programming input
8	PS/SW	PAL squarewave output/input for external sync selection
9	PR/LI	Reset input for PAL square on 1st field, set input for S9, S10 on 4th field/ disactivate line interlacing



Block Diagram

Functional Description

The block diagram illustrates the basic design of the circuit.

The TBB 278 B is parallelly or serially programmed according to the level on pin EPS. Pins with names separated by a slash have a different function for parallel and serial programming.

Parallel Programming (EPS = High)

16 systems can be selected with firmly assigned numbers of lines and pulse widths (**see tables 1 and 2**).

Pins CL/N_A, D/N_B, PI/N_C, BC/N_D, PS/SW and PR/LI are activated as parallel programming inputs. In addition to the PS/SW selection of the sync mode, the line interlacing PR/LI can also be freely selected for all 16 programs (**see table 1**). In systems S9 and S10 four fields have the standard line numbers 1023 and 1249, respectively. (Because of the odd number of lines the fourth field has a different number of lines to the preceeding three fields.)

Apart from the input signal PS/SW, which is effective immediately, parallel systems newly programmed with PR/LI, CL/N_A, etc are not adopted until the following (internal) F_R pulse occurs, i.e. the TBB 278 B does not start to operate according to the new system until the beginning of the next frame.

The sync input signals SY and PR/LI (PR only for S9, S10) are effective immediately (**see figure 1**).

Serial Programming (EPS = Low)

It is possible to design systems with any line numbers and pulse widths (**see table 3**). Pins CL/N_A and D/N_B are activated as serial programming inputs, PI/N_C, BC/N_D, PS/SW and R_B/8V as color-identification signal outputs and PR/LI as a PAL square reset input.

The power-on reset automatically programs the serial register to the PAL-system with 625 lines/frame. Another system can be written in with shift clock CL/N_A and data D/N_B, and transfer by the following (internal) F_R pulse can be activated with a short high-pulse on pin EPS. (A high pulse that is substantially longer than 5 μs will switch the TBB 278 B to "parallel", but the information in the shift register will not be lost.) As in the parallel mode, the TBB 278 B does not start to operate according to the new system until the beginning of the next frame.

Only the sync selection bit # 1 is effective immediately with the EPS high edge, and likewise of course the sync input signals SY and PR/LI (**see figure 3**).

Serial Coding Comprises a Total of 71 Bits:

12 bits	2 ⁰ thru 2 ¹¹	for line number per field, 1-4095
3 bits		for selecting color system
47 bits		for flexible setting of pulse widths and delays of horizontal and vertical output signals as multiples of oscillator basic timing t_o or of line period H.
6 bits		number of equalizing pulses and V_{sync} -interrupt pulses
1 bit		with or without equalizing pulses and V_{sync} -interrupt pulses
1 bit		with or without line interlacing
1 bit		for selecting synchronization mode
		N _B : for external timing = master timing, intern. osc. is disabled.

Functional Description

Systems Selectable on Parallel Interface

System	Lines/Frame	Field/Frame Freq.	Standard
S1	625	50/25	CCIR report 624-3
S2	525	60/30	CCIR report 624-3
S3	735	60/30	Based on EIA RS 343 A
S4	875	50/25	Based on CCIR
S5	1125	60/30	HDTV Japan
S6	1023	60/30	EIA RS 343 A
S7	1249	50/25	Based on EIA RS 343 A
S8	1249	80/40	Flickerfree monitors
S9	3 × 256 1 × 255	120	Progressive scanning
S10	3 × 312 1 × 313	100	Progressive scanning
S11	1023	30	Progressive scanning
S12	1249	25	Progressive scanning
S13	2046	3	High-definition progressive scanning
S14	2498	2.5	High-definition progressive scanning
S15	1251	50/25	Based on EIA RS 343 A
S16	1125	60/30	CCIR report AZ 11

Absolute Maximum Ratings

$T_A = -25$ to 75 °C

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input voltage	V_I	- 0.3	$V_{DD} + 0.3$	V
Supply voltage	V_{DD}	- 0.3	6	V
Storage temperature	T_{stg}	- 50	125	°C
Total power dissipation	P_{tot}		500	mW
Power dissipation per output	P_O		50	mW

Operating Range

Parameter	Symbol	Limit Values			Unit
		min.	typ.	max.	
Supply voltage	V_{DD}	4.5	5	5.5	V
Supply current (without output load)	I_{DD}			5	mA
Operating frequency	f_{osc}			15	MHz
Ambient temperature	T_A	- 25		75	°C

DC Characteristics

$T_A = 25\text{ }^\circ\text{C}$

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Inputs

PI/Nc, BC/Nb SY, PS/SW, OSCi, OSCO						(OSCO for ext. clock)
H-input voltage	V_{IH}	$0.7 V_{DD}$		V_{DD}	V	
L-input voltage	V_{IL}	0		$0.3 V_{DD}$	V	
Input capacitance	C_i			10	pF	
Input current	I_i			1	μA	

Inputs (TTL-compatible)

EPS, CL/NA, D/Nb						
H-input signal	V_{IH}	2		V_{DD}	V	
L-input signal	V_{IL}	V_{SS}		0.8	V	
Input capacitance	C_i			10	pF	
Input current	I_i			1	μA	

Outputs

H/2, B(H), Ci, B PI/Nc, BC/Nb, PS/SW, Rb/8V						
H-output voltage	V_{OH}	4.5		V_{DD}	V	$I_{OH} = 2.5\text{ mA}$
L-output voltage	V_{OL}	0		0.5	V	$I_{OL} = 2.5\text{ mA}$

PD

H-output voltage	V_{OH}	4		V_{DD}	V	$I_{OH} = 100\text{ }\mu\text{A}$
L-output voltage	V_{OL}	0		1	V	$I_{OL} = 100\text{ }\mu\text{A}$

OSCO

H-output voltage	V_{OH}	4		V_{DD}	V	$I_{OH} = 200\text{ }\mu\text{A}$
L-output voltage	V_{OL}	0		1	V	$I_{OL} = 200\text{ }\mu\text{A}$

I_{imp} , S, Fr; V_{imp}

H-output voltage	V_{OH}	4.5		V_{DD}	V	$I_{OH} = 5\text{ mA}$
L-output voltage	V_{OL}	0		0.5	V	$I_{OL} = 5\text{ mA}$

AC Characteristics

$T_A = 25\text{ °C}$

Parameter	Symbol	Limit Values			Unit	Test Condition
		min.	typ.	max.		

Inputs

CL/N _A Clock period	t_{CL}	1			μs	OSCO clock edge to signal o/p
D/N _B Data setup	t_{SD}	50			ns	
Data hold	t_{HD}	50			ns	
EPS Transfer pulse, duration	t_L			2	μs	
Propagation time	t_P			50	ns	
PR/LI PAL square reset, duration	t_{PR}	100			ns	

Outputs


H _{imp} , S, F _R Rise time	t_{LH}			15	ns	$C_L = 20\text{ pF}$
Fall time	t_{HL}			5	ns	$C_L = 20\text{ pF}$
H/2, B(H), C _i , B, V _{imp} PI/N _C , BC/N _D , PS/SW, R _B /8V						
Rise time	t_{LH}			50	ns	$C_L = 20\text{ pF}$
Fall time	t_{HL}			20	ns	$C_L = 20\text{ pF}$

Synchronization

(applies to parallel and serial programming)

Synchronization of Slave with Combined S Signal


A PLL compares the phase of the internal and external S (H) pulses and adjusts the oscillator frequency accordingly. The S (V) signal resets the V counter to the beginning of the field if the phase difference between the external and internal S (H) pulse is smaller than $\pm 8 t_o$ (see Lock Detect LD). Master and slave must be programmed for the same system (same number of lines and equalizing signals). V_{imp}, S(V), B(V) and F_R will appear on the slaves' outputs if the line number of the master is smaller than that of the slave. The V_{imp}, S(V), B(V) signals will be shortened by one half line.



8

Synchronization with Master Timing and F_R Reset


Same timing: master and slave are synchronous. After any disturbance the next falling edge of F_R resets the V counter to the beginning of the frame and the H counter to the beginning of the line. The supply to the oscillator inverter is disabled and thus OSCI too.



This kind of synchronization is advisable for high-definition systems because less jitter is produced than with the PLL.

Line Interlacing

(applies to even and odd numbers of equalizing pulses)



Systems with Line Interlacing

The 1st field begins with a whole line and ends after a half.


The 2nd fields begins with a half line and ends with a whole one, so it is automatically written into the spaces between the lines of the 1st field.

Both fields are initiated by the 1st V_{sync} pulse, each have $(N + 1/2)$ lines and produce a frame of $(2N + 1)$ lines.

(NB: Because of the finite picture flyback time the first lines of a field are not as visible as illustrated above).

Systems without Line Interlacing

The same field is written each time, into the same raster as the previous one. The field begins and ends with a whole line.






Figure 1
Timing Diagram for PR/LI Signal




Figure 2
Pulse Diagram for Parallel Programming

Table 1
Parallel Programming

System	Lines per frame	Lines per field	Picture Frequency/Hz		No. of Equ. & Int.	f _{osc} /MHz	f _o /s	remarks	Coding									
			frame	field					PR/ LI	BC/ N _b	PI/ N _c	D/ N _b	CL/ N _a	PS/ SW				
S1	625	312 1/2	25	50	5	4.000	0.5	For LI = "L": Number of lines/field is reduced by 1/2 to eliminate line interfacing.	H	H	L	L	L	L	L	L	L	"H" external clock with f _{osc} synchroni- zation
S2	525	262 1/2	30	60	6	4.032	0.49603		H	H	L	L	L	L	L	L	L	
S3	735	367 1/2	30	60	6	5.6448	0.3543		H	H	L	L	L	L	L	L	L	
S4	875	437 1/2	25	50	5	5.600	0.3571		H	H	L	L	L	L	L	L	L	
S5	1125	562 1/2	30	60	10	8.640	0.23148	Frame frequency is doubled	H	H	L	L	L	L	L	L	L	
S6	1023	511 1/2	30	60	6	3.92832	0.2546		H	H	L	L	L	L	L	L	L	
S7	1249	624 1/2	25	50	6	3.9968	0.2502	none	H	H	L	L	L	L	L	L	L	
S8	1249	624 1/2	40	80		12.7898	0.1564		H	H	L	L	L	L	L	L	L	
S9	3 × 256, 1 × 255		120		6	3.92832	0.2556	for LI = "H": Number of lines/field is reduced by 1/2	H	L ¹⁾	H	L	L	L	L	L	L	or "L" Oscillator mode with S- synchroni- zation
S10	3 × 312, 1 × 313		100		6	3.9968	0.2502		H	L ¹⁾	H	L	L	L	L	L	L	
S11	1023		30		12	3.9283	0.2546	Number of lines/field is increased by 1/2 to produce line interfacing	H	L	L	L	L	L	L	L	L	
S12	1249		25		12	3.9968	0.2502		H	L	L	L	L	L	L	L	L	
S13	2046		3		24	0.785664	1.2728	For LI = "L": like in S1 thru S8	H	L	L	L	L	L	L	L	L	
S14	2498		2,5		24	0.79936	1.251		H	L	L	L	L	L	L	L	L	
S15	1251	625 1/2	25	50	6	3.9968	0.2502		H	H	L	L	L	L	L	L		
S16	1125	562 1/2	30	60	10	8.64	0.23148		H	H	L	L	L	L	L	L		

¹⁾ PR/LI: falling edge sets TBB 278 B to 1st field



Table 2
Pulse Widths for Systems Selectable in Parallel Mode

Parallel system	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16
Output signals																
Lines/frame	625	525	735	875	1125	1023	1249	1249	3-256 1-255	3-312 1-313	1023	1249	2046	2498	1251	1125
Frame frequency /Hz	25	30	30	25	30	30	25	40	120	100	30	25	3	2.5	25	30
Field frequency /Hz	50	60	60	50	60	60	50	80	—	—	—	—	—	—	50	60
H line period /μs	64	63.492	45.95	45.71	—	32.58	32.02	—	32.58	32.02	32.583	32.025	162.82	160.12	32.026	29.629
Line frequency /kHz	15.625	15.750	22.05	21.877	33.75	30.69	37.224	49.95	30.69	31.22	30.69	31.226	6.138	6.245	31.224	33.75
$f_0 = H/128 = 1/f_s$.500	.49603	.3543	.3571	.23148	.2546	.2502	.1564	.2556	.2502	.2546	.2502	1.2728	1.251	.2502	.23148
$f_{osc} = 1/f_{osc1}$	4.000	4.032	5.6448	5.600	8.64	3.92832	3.9968	12.7888	3.92832	3.9968	3.9283	3.9968	0.785664	0.79936	3.9968	8.64
Blanking signal B(H)	24 to 22	20 to 20	20 to 20	24 to 24	26 to 26	28 to 28	24 to 24	34 to 34	28 to 28	24 to 24	28 to 28	24 to 24	28 to 28	24 to 24	24 to 24	16 to 16
Blanking signal B(V)	25 H	20 H	30 H	30 H	42 H	39 H	39 H	40 H	20 H	20 H	80 H	80 H	160 H	39 H	39 H	45 H
Vidcon blanking signal RB(H)	19 to 19	19 to 19	19 to 19	19 to 19	—	19 to 19	—	—	—	—	—	—	—	—	19 to 19	—
Vidcon blanking signal RB(V)	15 H	15 H	20 H	20 H	—	20 H	—	—	—	—	—	—	—	—	30 H	—
Front porch D	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3
H-pulse	14 to 14	13 to 13	14 to 14	14 to 14	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10
V-pulse	10 H	9.5 H	14.5 H	15 H	5 H	20 H	20 H	20 H	10 H	10 H	40 H	40 H	80 H	80 H	20 H	20 H
Clamping pulse C ₁ delay	2 to 2	3 to 3	2 to 2	2 to 2	3 to 3	3 to 3	3 to 3	—	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	3 to 3	2 to 2
S signal S(H)	9.5 to 9.5	9.5 to 9.5	7 to 7	7 to 7	10 to 10	11 to 11	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	10 to 10	11 to 11	2.5 to 2.5
Equalizing pulse Equ.	4.5 to 4.5	4.5 to 4.5	4 to 4	4 to 4	5 to 5	5 to 5	5 to 5	—	4 to 4	4 to 4	4 to 4	4 to 4	4 to 4	4 to 4	5 to 5	2.5 to 2.5
V_{sync} interrupt Int.	9.5 to 9.5	9.5 to 9.5	7 to 7	7 to 7	10 to 10	8 to 8	10 to 10 ²⁾	—	7 to 7	7 to 7	7 to 7	7 to 7	7 to 7	7 to 7	8 to 8	3.5 to 3.5
No. of Equ. & Int. or DV _{imp}	5	6	6	5	10	6	6	—	6	6	12	12	24	24	6	10
	2.5 H	3 H	3 H	2.5 H	5 H	3 H	5 H	5 H	3 H	3 H	6 H	6 H	12 H	12 H	3 H	5 H

$f_0 = 1/t_0 = 128 \times \text{line number (frame)} \times \text{frame frequency}$

1) f_{osc} = oscillator or external clock period. Prescaler is bypassed for $f_{osc} = f_0$ (Systems S6, S7, S9 thru S14)

2) No Equ. & Int. in middle of line. Int. corresponds to S(H) shifted. See figures 4 and 5.




Figure 3
Pulse Diagram for Serial Programming



Table 3
Coding for Serial Programming

As an example the PAL system with 625 lines is entered in the register, which is written in automatically at power-on reset.

Sync select	Pulse widths												
	Sy	B (H)	S (H)	H _{inv}	C	/X	Equ.	Int.	B (V)	V _{env}			
Bit No.1	2-7	8-12	13-16	17-19	20-24	25-28	29-32	33-40	41-48				
1	10011	01110	0101	101	01110	1000	1100	00011001	1101011	1101011	1101011	1101011	
	11111	1.0 f _o	110	1 f _o	11110	1 f _o	1111	11.0 f _o	11111110	0.5 H			
	11110	1.5 f _o [*]	101	2 f _o			1110	10.5 f _o [*]	11111101	1.0 H			
	11101	2.0 f _o					1101	10.0 f _o					
	00001	16.0 f _o			00000	31 f _o	0001	4.0 f _o					
	00000	16.5 f _o [*]	000	7 f _o			0000	3.5 f _o [*]	00000000	127.5 H			
	11110	1 f _o			11110	1 f _o							
	111101	2 f _o			11101	2 f _o							
			1111	9.0 f _o			1111	1.0 f _o	00000001	1 H			
			1110	9.5 f _o [*]			1110	1.5 f _o [*]					
			1101	10.0 f _o			1101	2.0 f _o					
			0001	16.0 f _o			0001	8.0 f _o					
			0000	16.5 f _o [*]			0000	8.5 f _o [*]	11111111	255 H			

- 1: Oscillator and S sync active
- 0: external clock / H sync

*): In high-definition systems (line number > 768/field) the prescaler for 0.5 f_o resolution is bypassed: all-line-period pulses can then only be programmed in integer f_o.

Table 3 (cont'd)
Coding for Serial Programming

Bit No.	Lines/field										Equ. & Int.				
	N whole lines/field														
Color system	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	LI 2 ⁻¹	Number *) Equ. & Int. (or DV _{mp})	Equ. & Int.
1 1 0	0	0	0	1	0	0	1	1	0	0	0	0	1	1 1 1 0 1 0	0
49 - 51	52	53	63	64										65 - 70	71
000	0	0	0	0	0	0	0	0	0	0	0	1	111111	0	1: without Equ. & Int.
001	0	0	0	0	0	0	0	0	0	0	0	1	111110	1 (H/2)	0: with Equ. & Int.
010	0	0	0	0	0	0	0	0	0	0	1	0			
011	0	0	0	0	0	0	0	0	0	0	1	0			
100	0	0	0	0	0	0	0	0	0	0	1	0			
101	1	1	1	1	1	1	1	1	1	1	1	1	010101	42 (H/2)	
110	1	1	1	1	1	1	1	1	1	1	1	1			
111	1	1	1	1	1	1	1	1	1	1	1	1			

1: without line interlacing; N - Lines/field (field = frame)

0: with line interlacing; 1/2 line extra per field = (N + 1/2) lines/field = (2N + 1) lines/frame

See also page ...

*) Number Equ. & Int. = number of pre-equalizing pulses = number of V_{sync} pulses = number of post-equalizing pulses. Different numbers of equalizing and V_{sync} pulses cannot be programmed.




Figure 4
Composite Frame Signals for Even Number of Equalizing Pulses




Figure 5
Composite Frame Signals for Odd Number of Equalizing Pulses




Figure 6
Line-Period Output Signals

Table 4
Pulse Widths for Auxiliary Color Signals

	PAL	SECAM	NTSC	PAL-M
S, H _{imp} , V _{imp} , V _R , B, B(H), C _t	refer to parallel system S1		refer to parallel system S2	
t ₀	0.5 μs	0.5 μs	0.4965 μs	0.4965 μs
BC	2.25 μs 4.5 t ₀	7.00 μs 14.0 t ₀	2.5 μs 5 t ₀	2.5 μs 5 t ₀
DBC	7.00 μs 14.0 t ₀	0	6.75 μs 13.5 t ₀	7.25 μs 14.5 t ₀
PI	4.75 μs 9.5 t ₀	12.00 μs 24 t ₀	–	4.75 μs 9.5 t ₀
RB/8V	10 μs 20. t ₀	–	–	10 μs 20 t ₀
D8V	13.5 μs 27.0 t ₀	–	–	13.5 μs 27.0 t ₀
Field:	BC suppression (line number)*)			
4-1	623 ... 6	622.5 ... 22	523 ... 6	523 ... 8
1-2	310 ... 318	311. ... 335	261 ... 269	260 ... 270
2-3	622 ... 5	622.5 ... 22	523 ... 6	522 ... 7
3-4	311 ... 319	311. ... 335	261 ... 269	259 ... 269

*) Assumption: line # 1 begins in all systems with the first V_{sync} pulse

**) In SECAM 1 BC appears during lines 7-15 and 320-328




Figure 7
Color Identification Signals in PAL




Figure 8
Color Identification Signals in SECAM

