



ADS7809

ADVANCE INFORMATION
SUBJECT TO CHANGE

16-Bit 10 μ s Serial CMOS Sampling ANALOG-to-DIGITAL CONVERTER

FEATURES


- 100kHz SAMPLING RATE
- 86dB SINAD WITH 45kHz INPUT
- ± 1 LSB INL AND DNL
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7808
- USES INTERNAL OR EXTERNAL REFERENCE
- COMPLETE WITH S/H, REF, CLOCK, ETC.
- SERIAL DATA w/INTERNAL OR EXTERNAL CLOCK
- 100mW MAX POWER DISSIPATION
- 20-PIN 0.3" PLASTIC DIP AND SOIC
- SIMPLE DSP INTERFACE

DESCRIPTION

The ADS7809 is a complete 16-bit sampling A/D using state-of-the-art CMOS structures. It contains a 16-bit capacitor-based SAR A/D with S/H, reference, clock, and a serial data interface. Data can be output using the internal clock, or can be synchronized to an external data clock. The ADS7809 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7809 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including ± 10 V and 0V to 5V, while an innovative design operates from a single +5V supply, with power dissipation under 100mW.

The 20-pin ADS7809 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ range. It is also available in die form.



SPECIFICATIONS

ELECTRICAL

$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_s = 100\text{kHz}$, $V_{\text{DIG}} = V_{\text{ANA}} = +5\text{V}$, using internal reference, unless otherwise specified.

PARAMETER	CONDITIONS	ADS7809AP/AU			ADS7809BP/BU			UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
RESOLUTION				16			*	Bits	
ANALOG INPUT Voltage Ranges Impedance Capacitance				$\pm 10, 0\text{V}$ to 5V , etc. (See Table I) See Table I			V		
THROUGHPUT SPEED Conversion Time Complete Cycle Throughput Rate Recovery to Rated Accuracy after Power Down	Acquire and Convert		7 100	8 10		*	*	μs μs kHz μs	
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise ⁽²⁾ Full Scale Error ^(3,4) Full Scale Error Drift Full Scale Error ^(3,4) Full Scale Error Drift Bipolar Zero Error ⁽³⁾ Bipolar Zero Error Drift Unipolar Zero Error ⁽³⁾ Unipolar Zero Error Drift Power Supply Sensitivity ($V_{\text{DIG}} = V_{\text{ANA}} = V_D$)	Ext. 2.5000V Ref Ext. 2.5000V Ref Bipolar Ranges Bipolar Ranges Unipolar Ranges Unipolar Ranges $+4.75\text{V} < V_D < +5.25\text{V}$	14	1.6 ± 7 ± 2 ± 2 ± 2	± 3 ± 3 ± 0.5 ± 15 ± 10 ± 10 ± 8	16	*	± 1 ± 1 ± 0.25 *	LSB ⁽¹⁾ LSB Bits LSB % ppm/ $^{\circ}\text{C}$ LSB ppm/ $^{\circ}\text{C}$ mV ppm/ $^{\circ}\text{C}$ mV ppm/ $^{\circ}\text{C}$ LSB	
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Full-Power Bandwidth ⁽⁶⁾	$f_{\text{IN}} = 45\text{kHz}$ $f_{\text{IN}} = 45\text{kHz}$ $f_{\text{IN}} = 45\text{kHz}$ -60dB Input $f_{\text{IN}} = 45\text{kHz}$	90 83 83			-90	96 86 86		-96	dB ⁽⁵⁾ dB dB dB dB kHz
SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response Overvoltage Recovery ⁽⁷⁾	FS Step		40 Sufficient to meet AC specs 2 150			*	*	*	ns ns μs ns
REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer) External Reference Voltage Range For Specified Linearity External Reference Current Drain	No Load Ext. 2.5000V Ref	2.4 2.3	2.5 2.5	2.6 2.7		*	*	*	V μA V μA
DIGITAL INPUTS Logic Levels V_{IL} V_{IH} I_{IL} I_{IH}		-0.3 +2.0		+0.8 $V_D + 0.3\text{V}$ ± 10 ± 10		*	*	*	V V μA μA

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

SPECIFICATIONS (CONT)

ELECTRICAL

T_A = -40°C to +85°C, f_s = 100kHz, V_{DIG} = V_{ANA} = +5V, using internal reference, unless otherwise specified.

PARAMETER	CONDITIONS	ADS7809AP/AU			ADS7809BP/BU			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
DIGITAL OUTPUTS Data Format Data Coding Pipeline Delay Data Clock		Serial 16-bits Selectable for Binary Two's Complement or Straight Binary Conversion results only available after completed conversion. Selectable for internal or external data clock						
Internal (Output Only When Transmitting Data)	EXT/ $\overline{\text{INT}}$ LOW		1.3					MHz
External (Can Run Continually)	EXT/ $\overline{\text{INT}}$ HIGH	0.1		10	*		*	MHz
V _{OL}	I _{SINK} = 1.6mA			+0.4	*		*	V
V _{OH}	I _{SOURCE} = 500μA	+4			*		*	V
Leakage Current	High-Z State, V _{OUT} = 0V to V _{DIG}			±5			*	μA
Output Capacitance	High-Z State			15			15	pF
POWER SUPPLIES Specified Performance	Must be ≤ V _{ANA}	+4.75	+5	+5.25	*	*	*	V
V _{DIG}		+4.75	+5	+5.25	*	*	*	V
V _{ANA}				100		*	*	mW
Power Dissipation	f _s = 100kHz PWRD HIGH		50			*	*	μW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C
Derated Performance		-55		+125	*		*	°C

NOTES: (1) LSB means Least Significant Bit. For the ±10V input range, one LSB is 305μV. (2) Typical rms noise at worst case transitions and temperatures. (3) Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise+Distortion) degrades to 60dB. (7) Recovers to specified performance after 2 x FS input overvoltage.

MECHANICAL

P Package — 20-Pin Plastic DIP

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.980	1.020	24.89	25.91
B	.240	.280	6.10	7.11
C	—	.210	—	5.33
D	.014	.022	0.36	0.59
G	.100 BASIC		2.54 BASIC	
H	.040	.060	1.02	1.52
J	.008	.015	0.20	0.38
K	.115	.150	2.92	3.81
L	.280	.300	7.11	7.62
M	0°	10°	0°	10°
N	.000	.020	0.00	0.51

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane. Pin numbers shown for reference only.

MECHANICAL (CONT)

U Package — 20-Pin Plastic SOIC


DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.502	.518	12.75	13.16
A ₁	.495	.518	12.57	13.16
B	.286	.302	7.26	7.67
B ₁	.270	.285	6.86	7.24
C	.093	.108	2.36	2.74
D	.015	.019	0.38	0.48
G	.050 BASIC		1.27 BASIC	
H	.026	.034	0.66	0.86
J	.008	.012	0.20	0.30
L	.390	.422	9.91	10.72
M	0°	10°	0°	10°
N	.000	.012	0.00	0.30

NOTE: Leads in true position within 0.01" (0.25mm) R at MMC at seating plane.

PIN ASSIGNMENTS

PIN #	NAME	DESCRIPTION
1	R1 _{IN}	Analog Input. See Table I for input range connections.
2	AGND1	Analog Ground. Used internally as ground reference point. Minimal current flow.
3	R2 _{IN}	Analog Input. See Table I for input range connections.
4	R3 _{IN}	Analog Input. See Table I for input range connections.
5	CAP	Reference Compensation Capacitor. 2.2µF Tantalum to ground.
6	REF	Reference Input/Output. Outputs internal reference of 2.5V nominal. Can also be driven by external system reference. In both cases, connect to ground with a 2.2µF Tantalum capacitor.
7	AGND2	Analog Ground.
8	SB/BTC	Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's Complement format.
9	EXT/INT	Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK.
10	DGND	Digital Ground.
11	SYNC	Synch Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK.
12	DATACLK	Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If INT/EXT is LOW, DATACLK will transmit 16 pulses after each conversion, and then remain LOW between conversions.
13	DATA	Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/BTC. If EXT/INT is HIGH, data will be valid on the falling edge of DATACLK. In this external clock mode, after 16-bits of data, the ADS7809 will output the level input on TAG, delayed by 16 DATACLK pulses. If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK. Between conversions, DATA will stay at the level of the TAG input when the conversion was started.
14	TAG	Tag Input for use in external clock mode. If EXT/INT is HIGH, digital data input on TAG will be output on DATA with a delay of 16 DATACLK pulses.
15	R/C	Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/C with CS LOW, or a falling edge on CS with R/C HIGH, transmits a pulse on SYNC for synchronization to processors, and initiates the transmission of data from the previous conversion.
16	CS	Chip Select. Is internally OR'ed with R/C so that whichever falls last starts the conversion cycle.
17	BUSY	Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. CS or R/C must be HIGH when BUSY rises, or another conversion will start, without time for signal acquisition.
18	PWRD	Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register, which can be read during the power down mode in the external clock mode (EXT/INT HIGH).
19	V _{ANA}	Analog Supply Input. Nominally +5V. Connect directly to pin 19, and decouple with to ground with 0.1µF ceramic and 10µF Tantalum capacitors.
20	V _{DIG}	Digital Supply Input. Nominally +5V. Connect directly to pin 20. Must be ≤ V _{ANA} .

PIN CONFIGURATION



SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_1	Convert Pulse Width	40			ns
t_2	$\overline{\text{BUSY}}$ Delay from R/C LOW			65	ns
t_3	$\overline{\text{BUSY}}$ LOW			8	μs
t_4	$\overline{\text{BUSY}}$ Delay after End of Conversion		220		ns
t_5	Aperture Delay		40		ns
t_6	Conversion Time		7	8	μs
t_7	Acquisition Time	2			μs
t_8	R/C LOW to DATACLK Delay		450		ns
t_9	DATACLK Period		440		ns
t_{10}	Data Valid to DATACLK HIGH Delay	20	75		ns
t_{11}	Data Valid after DATACLK LOW Delay	100	125		ns
$t_6 + t_7$	Throughput Time		9	10	μs

TABLE II. Conversion Timing.

ANALOG INPUT RANGE	CONNECT R1 _{IN} VIA 100 Ω TO	CONNECT R2 _{IN} VIA 100 Ω TO	CONNECT R3 _{IN} VIA 50 Ω TO	IMPEDANCE
$\pm 10\text{V}$	V _{IN}	AGND	CAP	22.9k Ω
0V to 5V	AGND	AGND	V _{IN}	10.0k Ω
0V to 4V	V _{IN}	AGND	V _{IN}	10.7k Ω
$\pm 5\text{V}$	AGND	V _{IN}	CAP	13.3k Ω
0V to 10V	AGND	V _{IN}	AGND	13.3k Ω

TABLE I. Input Range Connections.




FIGURE 1. Conversion Timing ($\overline{\text{CS}}$ Tied LOW.)




FIGURE 2. Serial Data Timing Using Internal Clock. ($\overline{\text{CS}}$, $\overline{\text{EXT/INT}}$ and TAG Tied LOW.)