

# *SPT7922*

## 12-BIT, 30 MSPS, TTL, A/D CONVERTER

#### **FEATURES**

- Monolithic
- 12-Bit 30 MSPS Converter
- 64 dB SNR @ 3.58 MHz Input
- · On-Chip Track/Hold
- Bipolar ±2.0 V Analog Input
- Low Power (1.1 W Typical)
- 5 pF Input Capacitance
- TTL Outputs

#### **APPLICATIONS**

- · Radar Receivers
- Professional Video
- Instrumentation
- · Medical Imaging
- Electronic Warfare
- · Digital Communications
- Digital Spectrum Analyzers
- · Electro-Optics

#### **GENERAL DESCRIPTION**


The SPT7922 A/D converter is the industry's first 12-bit monolithic analog-to-digital converter capable of sample rates of greater than 30 MSPS. On board input buffer and track/hold function assures excellent dynamic performance without the need for external components. Drive requirement problems are minimized with an input capacitance of only 5 pF.

Logic inputs and outputs are TTL. An overrange output signal is provided to indicate overflow conditions. Output

data format is straight binary. Power dissipation is very low at only 1.1 watts with power supply voltages of +5.0 and -5.2 volts. The SPT7922 also provides a wide input voltage range of  $\pm 2.0$  volts.

The SPT7922 is available in 32-lead ceramic sidebrazed DIP and 44-lead cerquad packages over the commercial temperature range. Consult the factory for availability of die, military temperature and /883 versions.

#### **BLOCK DIAGRAM**



## Signal Processing Technologies, Inc.

4755 Forge Road, Colorado Springs, Colorado 80907, USA Phone: (719) 528-2300 FAX: (719) 528-2370

## ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur)1 25 °C

Supply Voltages		Output	
V <sub>CC</sub>	+6 V	Digital Outputs	0 to -30 mA
VEE	6 V		
		Temperature	
Input Voltages		Operating Temperature	0 to +70 °C
Analog Input	VFB≤VIN≤VFT	Junction Temperature	+175 °C
V <sub>FT</sub> , V <sub>FB</sub>	+3.0 V, -3.0 V	Lead Temperature, (soldering 10	seconds)+300 °C
Reference Ladder Current	12 m	Storage Temperature	65 to +150 °C
CLK IN	Vcc	•	

**Note:** 1. Operation at any Absolute Maximum Rating is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## **ELECTRICAL SPECIFICATIONS**

 $T_{A}=T_{MIN} \text{ to } T_{MAX}, V_{CC}=+5.0 \text{ V}, V_{EE}=-5.2 \text{ V}, \text{ DV}_{CC}=+5.0 \text{ V}, V_{IN}=\pm2.0 \text{ V}, V_{SB}=-2.0 \text{ V}, V_{ST}=+2.0 \text{ V}, f_{CLK}=30 \text{ MHz}, 50\% \text{ clock duty cycle, unless otherwise specified.}$ 

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7922 TYP	MAX	UNITS
Resolution			12			Bits
DC Accuracy Integral Nonlinearity Differential Nonlinearity No Missing Codes	T <sub>A</sub> =+25 °C ± Full Scale 100 kHz Sample Rate	V V VI		±2.0 ±0.8 Guaranteed		LSB LSB
Analog Input Input Voltage Range Input Bias Current Input Resistance Input Capacitance Input Bandwidth +FS Error -FS Error	f <sub>CLK</sub> =1 MHz  T <sub>A</sub> =+25 °C  T <sub>A</sub> =+25 °CV <sub>IN</sub> =0 V  3 dB Small Signal	VI I I V V V	100	±2.0 30 300 5 120 ±5.0 ±5.0	60	V μΑ kΩ pF MHz LSB LSB
Reference Input Reference Ladder Resistance Reference Ladder Tempco	f <sub>CLK</sub> =1 MHz	VI V	500	800 0.8		Ω Ω/°C
Timing Characteristics Maximum Conversion Rate Overvoltage Recovery Time Pipeline Delay (Latency) Output Delay Aperture Delay Time Aperture Jitter Time	T <sub>A</sub> =+25 °C T <sub>A</sub> =+25 °C T <sub>A</sub> =+25 °C	VI V IV V	30	40 20 14 1 5	1 18	MHz ns Clock Cycle ns ns ps-RMS
Dynamic Performance Effective Number of Bits f <sub>IN</sub> =500 kHz f <sub>IN</sub> =1 MHz f <sub>IN</sub> =3.58 MHz Signal-To-Noise Ratio (without Harmonics) f <sub>IN</sub> =500 kHz	T <sub>A</sub> =+25 °C T <sub>A</sub> =T <sub>MIN</sub> to T <sub>MAX</sub>	I IV	63 58	10.0 9.8 9.5		Bits Bits Bits dB
f <sub>IN</sub> =1 MHz f <sub>IN</sub> =3.58 MHz	TA=1MIN to TMAX TA=+25 °C TA=TMIN to TMAX TA=+25 °C TA=TMIN to TMAX	I IV I IV	63 58 62 58	65 60 64 60		dB dB dB dB



## **ELECTRICAL SPECIFICATIONS**

 $T_{A}=T_{MIN} \text{ to } T_{MAX}, V_{CC}=+5.0 \text{ V}, V_{EE}=-5.2 \text{ V}, DV_{CC}=+5.0 \text{ V}, V_{IN}=\pm2.0 \text{ V}, V_{SB}=-2.0 \text{ V}, V_{ST}=+2.0 \text{ V}, f_{CLK}=30 \text{ MHz}, 50\% \text{ clock duty cycle, unless otherwise specified.}$ 

PARAMETERS	TEST CONDITIONS	TEST LEVEL	MIN	SPT7922 TYP	MAX	UNITS
Dynamic Performance						
Harmonic Distortion						
f <sub>IN</sub> =500 kHz	T <sub>A</sub> =+25 °C	I	63	65		dB
	$T_A=T_{MIN}$ to $T_{MAX}$	IV	59	61		dB
f <sub>IN</sub> =1.0 MHz	T <sub>A</sub> =+25 °C	I	62	64		dB
	T <sub>A</sub> =T <sub>MIN</sub> to T <sub>MAX</sub>	IV	58	60		dB
f <sub>IN</sub> =3.58 MHz	T <sub>A</sub> =+25 °C	l I	59	61		dB
	$T_{A}=T_{MIN}$ to $T_{MAX}$	IV	57	59		dB
Signal-to-Noise and Distortion (SINAD)	A MIN - MAN					
f <sub>IN</sub> =500 kHz	T <sub>A</sub> =+25 °C	1	60	62		dB
	$T_{A}=T_{MIN}$ to $T_{MAX}$	IV	55	57		dB
f <sub>IN</sub> =1.0 MHz	T <sub>A</sub> =+25 °C	1	59	61		dB
	TA=TMIN to TMAX	IV	55	57		dB
f <sub>IN</sub> =3.58 MHz	T <sub>A</sub> =+25 °C	l I	57	59		dB
	$T_{A}=T_{MIN}$ to $T_{MAX}$	IV	54	56		dB
Spurious Free Dynamic Range1	T <sub>A</sub> =+25 °C	V		74		dB
Differential Phase <sup>2</sup>	T <sub>A</sub> =+25 °C	V		0.2		Degree
Differential Gain <sup>2</sup>	T <sub>A</sub> =+25 °C	V		0.7		%
Digital Inputs	f <sub>CLK</sub> =1 MHz					
Logic 1 Voltage	T <sub>A</sub> =+25 °C	l 1	2.4		4.5	V
Logic 0 Voltage	T <sub>A</sub> =+25 °C	l i			0.8	ľv
Maximum Input Current Low	T <sub>A</sub> =+25 °C	l i	0	+5	+20	μΑ
Maximum Input Current High	T <sub>A</sub> =+25 °C	l i		+5 +5	+20	μΑ
Pulse Width Low (CLK)	1A=120 0	iv	15	10	120	l ns
Pulse Width High (CLK)		IV IV	15		300	ns
• , ,		1 V	13		300	113
Digital Outputs	f <sub>CLK</sub> =1 MHz		1			l.,
Logic 1 Voltage	T <sub>A</sub> =+25 °C	!	2.4			V
Logic 0 Voltage	T <sub>A</sub> =+25 °C	I			0.6	V
Power Supply Requirements						
Voltages V <sub>CC</sub>		IV	4.75	5.0	5.25	V
DVcc		IV	4.75	5.0	5.25	V
-V <sub>EE</sub>		IV	-4.95	-5.2	-5.45	V
Currents I <sub>CC</sub>	T <sub>A</sub> =+25 °C	I		135	150	mA
DI <sub>CC</sub>	T <sub>A</sub> =+25 °C	I		40	55	mA
-l <sub>EE</sub>	T <sub>A</sub> =+25 °C	l I		45	70	mA
Power Dissipation		VI		1.1	1.3	W
Power Supply Rejection	5 V ±0.25 V, -5.2 ±0.25 V	V	1	1.0		LSB

Typical thermal impedances (unsoldered, in free air):

32L sidebrazed DIP:

 $\theta_{ja} = +50 \, ^{\circ}\text{C/W}$ 

44L cerquad:

 $\theta_{ja}$  = +78 °C/W

 $\theta_{ja}$  at 1 M/s airflow = +58 °C/W

 $\theta_{jc}$  = +3.3 °C/W

 $1 f_{IN} = 1 MHz.$ 

 $2f_{IN} = 3.58$  and 4.35 MHz.



#### TEST LEVEL CODES

#### TEST LEVEL TEST PROCEDURE

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

I 100% production tested at the specified temperature.
 II 100% production tested at T<sub>A</sub> = +25 °C, and sample tested at the specified temperatures.
 III QA sample tested only at the specified temperatures.
 IV Parameter is guaranteed (but not tested) by design and characterization data.
 V Parameter is a typical value for information purposes only.

VI 100% production tested at  $T_A = +25$  °C. Parameter is guaranteed over specified temperature range.

Figure 1A: Timing Diagram





Figure 1B: Single Event Clock



**Table I - Timing Parameters** 

PARAMETERS	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>d</sub>	CLK to Data Valid Prop Delay	-	14	18	ns
t <sub>pwH</sub>	CLK High Pulse Width	15	-	300	ns
t <sub>pwL</sub>	CLK Low Pulse Width	15	-	-	ns



#### SPECIFICATION DEFINITIONS

#### **APERTURE DELAY**

Aperture delay represents the point in time, relative to the rising edge of the CLOCK input, that the analog input is sampled.

#### **APERTURE JITTER**

The variations in aperture delay for successive samples.

#### **DIFFERENTIAL GAIN (DG)**

A signal consisting of a sine wave superimposed on various DC levels is applied to the input. Differential gain is the maximum variation in the sampled sine wave amplitudes at these DC levels.

#### **DIFFERENTIAL PHASE (DP)**

A signal consisting of a sine wave superimposed on various DC levels that is applied to the input. Differential phase is the maximum variation in the sampled sine wave phases at these DC levels.

#### **EFFECTIVE NUMBER OF BITS (ENOB)**

SINAD = 6.02N + 1.76, where N is equal to the effective number of bits.

$$N = \frac{SINAD - 1.76}{6.02}$$

#### +/- FULL-SCALE ERROR (GAIN ERROR)

Difference between measured full scale response [(+Fs) - (-Fs)] and the theoretical response (+4 V -2 LSBs) where the +FS (full scale) input voltage is defined as the output transition between 1-10 and 1-11 and the -FS input voltage is defined as the output transition between 0-00 and 0-01.

#### **INPUT BANDWIDTH**

Small signal (50 mV) bandwidth (3 dB) of analog input stage.

#### **DIFFERENTIAL NONLINEARITY (DNL)**

Error in the width of each code from its theoretical value. (Theoretical =  $V_{FS}/2N$ )

#### INTEGRAL NONLINEARITY (INL)

Linearity error refers to the deviation of each individual code (normalized) from a straight line drawn from -Fs through +Fs. The deviation is measured from the edge of each particular code to the true straight line.

#### **OUTPUT DELAY**

Time between the clock's triggering edge and output data valid.

#### **OVERVOLTAGE RECOVERY TIME**

The time required for the ADC to recover to full accuracy after an analog input signal 125% of full scale is reduced to 50% of the full-scale value.

#### SIGNAL-TO-NOISE RATIO (SNR)

The ratio of the fundamental sinusoid power to the total noise power. Harmonics are excluded.

#### SIGNAL-TO-NOISE AND DISTORTION (SINAD)

The ratio of the fundamental sinusoid power to the total noise and distortion power.

#### **TOTAL HARMONIC DISTORTION (THD)**

The ratio of the total power of the first 64 harmonics to the power of the measured sinusoidal signal.

#### SPURIOUS FREE DYNAMIC RANGE (SFDR)


The ratio of the fundamental sinusoidal amplitude to the single largest harmonic or spurious signal.



**SPT7922**3/10/97

5

## PERFORMANCE CHARACTERISTICS





#### TYPICAL INTERFACE CIRCUIT

The SPT7922 requires few external components to achieve the stated operation and performance. Figure 2 shows the typical interface requirements when using the SPT7922 in normal circuit operation. The following section provides a description of the pin functions and outlines critical performance criteria to consider for achieving the optimal device performance.

#### **POWER SUPPLIES AND GROUNDING**

The SPT7922 requires -5.2 V and +5 V analog supply voltages. The +5 V supply is common to analog  $V_{CC}$  and digital DV $_{CC}$ . A ferrite bead in series with each supply line is intended to reduce the transient noise injected into the analog  $V_{CC}$ . These beads should be connected as closely as possible to the device. The connection between the beads and the SPT7922 should not be shared with any other device. Each power supply pin should be bypassed as closely as possible to the device. Use 0.1  $\mu$ F for  $V_{EE}$  and  $V_{CC}$ , and 0.01  $\mu$ F for DV $_{CC}$  (chip caps are preferred).

AGND and DGND are the two grounds available on the SPT7922. These two internal grounds are isolated on the device. The use of ground planes is recommended to achieve optimum device performance. DGND is needed for the DV $_{\rm CC}$  return path (40 mA typical) and for the return path for all digital output logic interfaces. AGND and DGND should be separated from each other and connected together only at the device through a ferrite bead.

A Schottky or hot carrier diode connected between AGND and  $V_{EE}$  is required. The use of separate power supplies between  $V_{CC}$  and  $DV_{CC}$  is not recommended due to potential power supply sequencing latch-up conditions. Using the recommended interface circuit shown in figure 2 will provide optimum device performance for the SPT7922.

#### **VOLTAGE REFERENCE**

The SPT7922 requires the use of two voltage references: VFT and VFB. VFT is the force for the top of the voltage reference ladder (+2.5 V typ), VFB (-2.5 V typ) is the force for the bottom of the voltage reference ladder. Both voltages are applied across an internal reference ladder resistance of 800 ohms. The +2.5 V voltage source for reference VFT must be current limited to 20 mA maximum if a different driving circuit is used in place of the recommended reference circuit shown in figures 2 and 3. In addition, there are five reference ladder taps (VST, VRT1, VRT2, VRT3, and VSB). V<sub>ST</sub> is the sense for the top of the reference ladder (+2.0 V), V<sub>RT2</sub> is the midpoint of the ladder (0.0 V typ) and V<sub>SB</sub> is the sense for the bottom of the reference ladder (-2.0 V). VRT1 and V<sub>RT3</sub> are guarter point ladder taps (+1.0 and -1.0 V typical, respectively). The voltages seen at V<sub>ST</sub> and V<sub>SB</sub> are the true full scale input voltages of the device when VFT and VFB are driven to the recommended voltages (+2.5 V and -2.5 V typical respectively). VST and VSB should be used to monitor the actual full scale input voltage of the device. VRT1, VRT2 and VRT3 should not be driven to the expected ideal values as is commonly done with standard flash converters. When not being used, a decoupling capacitor of .01 µF connected to AGND from each tap is recommended to minimize high frequency noise injection.

Figure 2 - Typical Interface Circuit







Figure 3 - Analog Equivalent Input Circuit



The analog input range will scale proportionally with respect to the reference voltage if a different input range is required. The maximum scaling factor for device operation is  $\pm\,20\%$  of the recommended reference voltages of  $V_{FT}$  and  $V_{FB}$ . However, because the device is laser trimmed to optimize performance with  $\pm\,2.5$  V references, the accuracy of the device will degrade if operated beyond a  $\pm\,2\%$  range.

An example of a recommended reference driver circuit is shown in figure 2. IC1 is REF-03, the +2.5 V reference with a tolerance of 0.6% or +/- 0.015 V. The potentiometer R1 is 10 k $\Omega$  and supports a minimum adjustable range of up to 150 mV. IC2 is recommended to be an OP-07 or equivalent device. R2 and R3 must be matched to within 0.1% with good TC tracking to maintain a 0.3 LSB matching between VFT and VFB. If 0.1% matching is not met, then potentiometer R4 can be used to adjust the VFB voltage to the desired level. R1 and R4 should be adjusted such that VST and VSB are exactly +2.0 V and -2.0 V respectively.

The following errors are defined:

+FS error = top of ladder offset voltage =  $\Delta$ (+FS -V<sub>ST</sub>) -FS error = bottom of ladder offset voltage =  $\Delta$ (-FS -V<sub>SB</sub>)

Where the +FS (full scale) input voltage is defined as the output 1 LSB above the transition of 1—10 and 1—11 and the -FS input voltage is defined as the output 1 LSB below the transition of 0—00 and 0—01.

#### **ANALOG INPUT**

 $V_{IN}$  is the analog input. The full scale input range will be 80% of the reference voltage or  $\pm 2$  volts with  $V_{FB}\!\!=\!\!-2.5$  V and  $V_{FT}\!\!=\!\!+2.5$  V.


The drive requirements for the analog inputs are minimal when compared to conventional Flash converters due to the SPT7922's extremely low input capacitance of only 5 pF and very high input impedance of 300 k $\Omega$ . For example, for an input signal of  $\pm 2$  V p-p with an input frequency of 10 MHz, the peak output current required for the driving circuit is only 628  $\mu$ A.

#### **CLOCK INPUT**

The SPT7922 is driven from a single-ended TTL input (CLK). The CLK pulse width (tpwH) must be kept between 15 ns and 300 ns to ensure proper operation of the internal track-and-hold amplifier. (See timing diagram.) When operating the SPT7922 at sampling rates above 3 MSPS, it is recommended that the clock input duty cycle be kept at 50% to optimize performance. (See figure 4.) The analog input signal is latched on the rising edge of the CLK.

The clock input must be driven from fast TTL logic (V<sub>IH</sub>  $\leq$ 4.5 V, T<sub>RISE</sub> <6 ns). In the event the clock is driven from a high current source, use a 100  $\Omega$  resistor in series to current limit to approximately 45 mA.

Figure 4 - SNR vs Clock Duty Cycle



#### **DIGITAL OUTPUTS**

The format of the output data (D0-D11) is straight binary. (See table II.) The outputs are latched on the rising edge of CLK with a propagation delay of 14 ns (typ). There is a one clock cycle latency between CLK and the valid output data. (See timing diagram.)

**Table II - Output Data Information** 

ANALOG INPUT	OVERRANGE D12	OUTPUT CODE D11-DO
>+2.0 V + 1/2 LSB	1	1111 1111 1111
+2.0 V -1 LSB	0	1111 1111 111Ø
0.0 V	0	QQQQ QQQQ QQQQ
-2.0 V +1 LSB	0	0000 0000 000Ø
<-2.0 V	0	0000 0000 0000

(Ø indicates the flickering bit between logic 0 and 1).

The rise times and fall times of the digital outputs are not symmetrical. The propagation delay of the rise time is typically 14 ns and the fall time is typically 6 ns. (See figure 5.) The nonsymmetrical rise and fall times create approximately 8 ns of invalid data.




**SPT7922** 

3/10/97

8

Figure 5 - Digital Output Characteristics



#### **OVERRANGE OUTPUT**


The overrange output (D12) is an indication that the analog input signal has exceeded the full scale input voltage by 1 LSB. When this condition occurs, the outputs will switch to logic 1s. All other data outputs are unaffected by this operation. This feature makes it possible to include the SPT7922 into higher resolution systems.


#### **EVALUATION BOARD**

The EB7922 evaluation board is available to aid designers in demonstrating the full performance of the SPT7922. This board includes a reference circuit, clock driver circuit, output data latches and an on-board reconstruction of the digital data. An application note (AN7922) describing the operation of this board as well as information on the testing of the SPT7922 is also available. Contact the factory for price and availability.

## **PACKAGE OUTLINES**


## 32-Lead Sidebrazed






	INCHES		MILLIME	TERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.081	0.099	2.06	2.51
В	0.016	0.020	0.41	0.51
С	0.095	0.105	2.41	2.67
D		.050 typ		1.27
Е	0.040		1.02	
F	0.175	0.225	4.45	5.72
G	1.580	1.620	40.13	41.15
Н	0.585	0.605	14.86	15.37
1	0.009	0.012	0.23	0.30
J	0.600	0.620	15.24	15.75


## 44-Lead Cerquad




	INCHES		MILLIME	TERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.550 typ		13.97 typ	
В	0.685	0.709	17.40	18.00
С	0.037	0.041	0.94	1.04
D	0.016 typ		0.41 typ	
E	0.008 typ		0.20 typ	
F	0.027	0.051	0.69	1.30
G	0.006 typ		0.15 typ	
Н	0.080	0.150	2.03	3.81



#### **PIN ASSIGNMENTS**





#### PIN FUNCTIONS

Name	Function	
DGND	Digital Ground	
AGND	Analog Ground	
D0-D11	TTL Outputs (D0=LSB)	
D12	TTL Output Overrange	
CLK	Clock Input	
V <sub>EE</sub>	-5.2 V Supply	
Vcc	+5.0 V supply	
V <sub>RT1</sub> -V <sub>RT3</sub>	Voltage Reference Taps	
V <sub>IN</sub>	Analog Input	
DV <sub>CC</sub>	Digital +5.0 V Supply (TTL Outputs)	
V <sub>FT</sub>	Force for Top of Reference Ladder	
VsT	Sense for Top of Reference Ladder	
V <sub>FB</sub>	Force for Bottom of Reference Ladder	
V <sub>SB</sub>	Sense for Bottom of Reference Ladder	

#### ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
SPT7922SCJ	0 to +70 °C	32L Sidebrazed DIP
SPT7922SCQ	0 to +70 °C	44L Cerquad

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited.

WARNING - LIFE SUPPORT APPLICATIONS POLICY - SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

Signal Processing Technologies believes that ultrasonic cleaning of its products may damage the wire bonding, leading to device failure. It is therefore not recommended, and exposure of a device to such a process will void the product warranty.

