

DESCRIPTION

The 4027 is fabricated with n-channel silicon gate technology for high performance and high functional density, and uses a single transistor dynamic storage cell and dynamic circuitry to achieve high speed and low power dissipation.

The unique design of the 4027 allows it to be packaged in the industry standard 16-pin dual inline package, which provides the highest system bit densities and is compatible with widely available automated handling equipment.


The use of the 16-pin package is made possible by multiplexing the 12 address bits (required to address 1 of 4096 bits) into the 4027 on 6 address input pins. The two 6-bit address words are latched into the device by the 2TTL clocks, Row Address Strobe (RAS), and Column Address Strobe (CAS). Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

The single transistor dynamic storage cell provides high speed along with low power dissipation. The memory cell requires refreshing for data retention, and this is most easily accomplished by performing a read cycle at each of the 64 row addresses every 2ms, or by performing a RAS only cycle.


FEATURES

- All inputs including clock TTL compatible
- On chip latches for address, chip select and data in
- 3-state TTL compatible output
- Output data is latched and valid into next cycle
- Access time:
 - 4027-2: 150ns
 - 4027-3: 200ns
 - 4027-4: 250ns
- Read and write cycle time:
 - 4027-2: 320ns
 - 4027-3: 375ns
 - 4027-4: 375ns
- Low power:
 - Operating: 462mW
 - Standby: 27mW
- RAS only refresh (no dummy cycles required)
- Page mode addressing
- ±10% power supply margins

PIN CONFIGURATION





BLOCK DIAGRAM



AC CHARACTERISTICS 3,11,12 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$,
 $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | 4027-2 | | 4027-3 | | 4027-4 | | UNIT |
|-------------------|--------------------------------------|-----------------|--------|-------|--------|-------|--------|-------|---------------|
| | | | Min | Max | Min | Max | Min | Max | |
| | READ OR WRITE (EARLY) CYCLE | | | | | | | | |
| t_{REF} | Refresh | | | 2 | | 2 | | 2 | ms |
| t_T^{12} | Transition | | 3 | 35 | 3 | 50 | 3 | 50 | ns |
| t_{RC}^{17} | Random cycle | | 320 | | 375 | | 375 | | ns |
| t_{RAS} | \overline{RAS} duration | | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns |
| t_{RP} | \overline{RAS} precharge | | 100 | | 120 | | 120 | | ns |
| t_{RCD}^{16} | Strobe delay | | 20 | 50 | 25 | 65 | 35 | 85 | ns |
| t_{CAS} | \overline{CAS} duration | | 100 | | 135 | | 165 | | ns |
| t_{CRP} | \overline{CAS} precharge | | 0 | | 0 | | 0 | | ns |
| t_{RSH} | \overline{RAS} hold | | 100 | | 135 | | 165 | | ns |
| t_{ASR} | Row address set up | | 0 | | 0 | | 0 | | ns |
| t_{RAH} | Row address hold | | 20 | | 25 | | 35 | | ns |
| t_{ASC} | Column address set up | | -10 | | -10 | | -10 | | ns |
| t_{CSC} | Chip select address set up | | -10 | | -10 | | -10 | | ns |
| t_{CAH} | Column address hold | | 45 | | 55 | | 75 | | ns |
| t_{CH} | Chip select hold | | 45 | | 55 | | 75 | | ns |
| t_{AR} | Address hold | | 95 | | 120 | | 160 | | ns |
| t_{CHR} | Chip select to \overline{RAS} hold | | 95 | | 120 | | 160 | | ns |
| t_{OFF} | Output turn off delay | | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| $t_{RAC}^{14,15}$ | Row access | | | 150 | | 200 | | 250 | ns |
| $t_{CAC}^{13,14}$ | Column access | | | 100 | | 135 | | 165 | ns |
| t_{DOH} | Data out hold | | | 10 | | 10 | | 10 | μs |
| | READ CYCLE | | | | | | | | |
| t_{RCS} | Read set up | | 0 | | 0 | | 0 | | ns |
| t_{RCH} | Read hold | | 0 | | 0 | | 0 | | ns |
| | WRITE (EARLY) CYCLE | | | | | | | | |
| t_{WCS} | Write set up | | 0 | | 0 | | 0 | | ns |
| t_{WCH} | Write hold | | 45 | | 55 | | 75 | | ns |
| t_{WP} | Write duration | | 45 | | 55 | | 75 | | ns |
| t_{RWL} | Write to \overline{RAS} lead | | 50 | | 70 | | 85 | | ns |
| t_{CWL} | Write to \overline{CAS} lead | | 50 | | 70 | | 85 | | ns |
| t_{WCR} | Write to \overline{RAS} hold | | 95 | | 120 | | 160 | | ns |
| t_{DS}^{18} | Data set up | | 0 | | 0 | | 0 | | ns |
| t_{DH}^{18} | Data hold | | 45 | | 55 | | 75 | | ns |
| t_{DHR} | Data to \overline{RAS} hold | | 95 | | 120 | | 160 | | ns |

TIMING DIAGRAMS





MOS MEMORY

AC CHARACTERISTICS 3,11,12 $T_A = 0^\circ\text{C to } +70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$,
 $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | 4027-2 | | 4027-3 | | 4027-4 | | UNIT |
|---------------------------|--|-----------------|--------|-------|--------|-------|--------|-------|---------------|
| | | | Min | Max | Min | Max | Min | Max | |
| | R $\overline{\text{AS}}$ ONLY REFRESH CYCLE | | | | | | | | |
| t $_{\text{REF}}$ | Refresh | | | 2 | | 2 | | 2 | ms |
| t $_{\text{T}}^{12}$ | Transition | | 3 | 35 | 3 | 50 | 3 | 50 | ns |
| t $_{\text{RC}}^{17}$ | Random cycle | | 320 | | 375 | | 375 | | ns |
| t $_{\text{RAS}}$ | R $\overline{\text{AS}}$ duration | | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns |
| t $_{\text{RP}}$ | R $\overline{\text{AS}}$ precharge | | 100 | | 120 | | 120 | | ns |
| t $_{\text{ASR}}$ | Row address set up | | 0 | | 0 | | 0 | | ns |
| t $_{\text{RAH}}$ | Row address hold | | 20 | | 25 | | 35 | | ns |
| | READ/WRITE OR READ/MODIFY/WRITE | | | | | | | | |
| t $_{\text{REF}}$ | Refresh | | | 2 | | 2 | | 2 | ms |
| t $_{\text{T}}^{12}$ | Transition | | 3 | 35 | 3 | 50 | 3 | 50 | ns |
| t $_{\text{RWC}}^{17,20}$ | Read/write cycle | | 330 | | 420 | | 480 | | ns |
| t $_{\text{RMW}}^{17,20}$ | Read/modify/write cycle | | 380 | | 470 | | 530 | | ns |
| t $_{\text{RRAS}}$ | R/W R $\overline{\text{AS}}$ duration | | 215 | 10000 | 300 | 10000 | 380 | 10000 | ns |
| t $_{\text{MRAS}}$ | RMW R $\overline{\text{AS}}$ duration | | 265 | 10000 | 350 | 10000 | 430 | 10000 | ns |
| t $_{\text{RP}}$ | R $\overline{\text{AS}}$ precharge | | 100 | | 120 | | 150 | | ns |
| t $_{\text{RCD}}^{16}$ | Strobe delay | | 20 | 50 | 25 | 65 | 35 | 85 | ns |
| t $_{\text{RCAS}}$ | R/W C $\overline{\text{AS}}$ duration | | 165 | | 235 | | 295 | | ns |
| t $_{\text{MCAS}}$ | RMW C $\overline{\text{AS}}$ duration | | 215 | | 285 | | 345 | | ns |
| t $_{\text{CRP}}$ | C $\overline{\text{AS}}$ precharge | | 0 | | 0 | | 0 | | ns |
| t $_{\text{RSH}}$ | R $\overline{\text{AS}}$ hold | | 100 | | 135 | | 165 | | ns |
| t $_{\text{ASR}}$ | Row address set up | | 0 | | 0 | | 0 | | ns |
| t $_{\text{RAH}}$ | Row address hold | | 20 | | 25 | | 35 | | ns |
| t $_{\text{ASC}}$ | Column address set up | | -10 | | -10 | | -10 | | ns |
| t $_{\text{CSC}}$ | Chip select set up | | -10 | | -10 | | -10 | | ns |
| t $_{\text{CAH}}$ | Column address hold | | 45 | | 55 | | 75 | | ns |
| t $_{\text{CH}}$ | Chip select hold | | 45 | | 55 | | 75 | | ns |
| t $_{\text{AR}}$ | Address hold | | 95 | | 120 | | 160 | | ns |
| t $_{\text{CHR}}$ | Chip select to R $\overline{\text{AS}}$ hold | | 95 | | 120 | | 160 | | ns |
| t $_{\text{RCS}}$ | Read set up | | 0 | | 0 | | 0 | | ns |
| t $_{\text{RWD}}^{19}$ | R $\overline{\text{AS}}$ to write delay | | 110 | | 145 | | 175 | | ns |
| t $_{\text{CWD}}^{19}$ | C $\overline{\text{AS}}$ to write delay | | 60 | | 80 | | 90 | | ns |
| t $_{\text{RWL}}$ | Write to R $\overline{\text{AS}}$ lead | | 50 | | 70 | | 85 | | ns |
| t $_{\text{CWL}}$ | Write to C $\overline{\text{AS}}$ lead | | 50 | | 70 | | 85 | | ns |
| t $_{\text{WP}}$ | Write duration | | 45 | | 55 | | 75 | | ns |
| t $_{\text{MOD}}$ | Modify | | 0 | 9735 | 0 | 9650 | 0 | 9570 | ns |
| t $_{\text{DS}}$ | Data set up | | 0 | | 0 | | 0 | | ns |
| t $_{\text{DH}}$ | Data hold | | 45 | | 55 | | 75 | | ns |
| t $_{\text{OFF}}$ | Output turn off delay | | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| t $_{\text{RAC}}^{14,15}$ | Row access | | 150 | | 200 | | 250 | | ns |
| t $_{\text{CAC}}^{13,14}$ | Column access | | 100 | | 135 | | 165 | | ns |
| t $_{\text{DOH}}$ | Data out hold | | | 10 | | 10 | | 10 | μs |

TIMING DIAGRAMS (Cont'd)



MOS MEMORY

AC CHARACTERISTICS 3,11,12 $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$,
 $V_{BB} = -5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$ unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | 4027-2 | | 4027-3 | | 4027-4 | | UNIT |
|-------------------|-------------------------|-----------------|--------|-------|--------|-------|--------|-------|---------------|
| | | | Min | Max | Min | Max | Min | Max | |
| | PAGE MODE CYCLES | | | | | | | | |
| t_{REF} | Refresh | | | 2 | | 2 | | 2 | ms |
| t_T^{12} | Transition | | 3 | 35 | 3 | 50 | 3 | 50 | ns |
| t_{RAS} | RAS duration | | 150 | 10000 | 200 | 10000 | 250 | 10000 | ns |
| t_{RP} | RAS precharge | | 100 | | 120 | | 150 | | ns |
| t_{RCD}^{16} | Strobe delay | | 20 | 50 | 25 | 65 | 35 | 85 | ns |
| t_{CAS} | CAS duration | | 100 | | 135 | | 165 | | ns |
| t_{CP} | CAS HIGH duration | | 60 | | 80 | | 110 | | ns |
| t_{PC} | Page mode cycle | | 170 | | 225 | | 275 | | ns |
| t_{RSH} | RAS hold | | 100 | | 135 | | 165 | | ns |
| t_{CRP} | CAS precharge | | 0 | | 0 | | 0 | | ns |
| t_{ASR} | Row address set up | | 0 | | 0 | | 0 | | ns |
| t_{RAH} | Row address hold | | 20 | | 25 | | 35 | | ns |
| t_{ASC} | Column address set up | | -10 | | -10 | | -10 | | ns |
| t_{CSC} | Chip select set up | | -10 | | -10 | | -10 | | ns |
| t_{CAH} | Column address hold | | 45 | | 55 | | 75 | | ns |
| t_{CH} | Chip select hold | | 45 | | 55 | | 75 | | ns |
| t_{AR} | Address hold | | 95 | | 120 | | 160 | | ns |
| t_{CSR} | Chip select to RAS hold | | 95 | | 120 | | 160 | | ns |
| | PAGE MODE READ CYCLE | | | | | | | | |
| t_{RCS} | Read set up | | 0 | | 0 | | 0 | | ns |
| t_{RCH} | Read hold | | 0 | | 0 | | 0 | | ns |
| t_{OFF} | Output turn off delay | | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| $t_{RAC}^{14,15}$ | Row access | | 150 | | 200 | | 250 | | ns |
| $t_{CAC}^{13,14}$ | Column access | | 100 | | 135 | | 165 | | ns |
| t_{DOH} | Data out hold | | | 10 | | 10 | | 10 | μs |
| | PAGE MODE WRITE CYCLE | | | | | | | | |
| t_{WCH} | Write hold | | 45 | | 55 | | 75 | | ns |
| t_{WP} | Write duration | | 45 | | 55 | | 75 | | ns |
| t_{CWL} | Write lead | | 50 | | 70 | | 85 | | ns |
| t_{RWL} | Write to RAS lead | | 50 | | 70 | | 85 | | ns |
| t_{WCR} | Write to RAS hold | | 95 | | 120 | | 160 | | ns |
| t_{DS} | Data set up | | 0 | | 0 | | 0 | | ns |
| t_{DH} | Data hold | | 45 | | 55 | | 75 | | ns |
| t_{DHR} | Data to RAS hold | | 95 | | 120 | | 160 | | ns |

ABSOLUTE MAXIMUM RATINGS¹

| PARAMETER | | RATING | UNIT |
|------------------|--|------------|------|
| T _{STG} | Temperature range | | °C |
| | Storage | -55 to 150 | |
| | All input or output voltages with respect to the most negative supply voltage V _{BB} | +20 to -5 | V |
| | Supply voltage V _{DD} , V _{CC} and V _{SS} with respect to V _{BB} | +20 to -1 | V |
| | V _{BB} - V _{SS} with V _{DD} - V _{SS} > 0 | 0 | V |

DC ELECTRICAL CHARACTERISTICS^{2,3} T_A = 0°C to 70°C, V_{DD} + 12V ± 10%, V_{CC}⁴ = 5V ± 10%, V_{BB} = -5V ± 10%, V_{SS} = 0V unless otherwise specified.

| PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT |
|--|---|---|-----|------------------------|----------|
| | | Min | Typ | Max | |
| V _{IL} V _{IH} | Input voltage Low High | Any input | | | V |
| | | -1.0 2.4 | | 0.8 7.0 | |
| V _{OL} V _{OH} | Output voltage Low High | I _{OL} = 3.2mA I _{OH} = -5.0mA | | | V |
| | | 0.0 2.4 | | 0.4 V _{CC} | |
| I _{IL} I _{OL} | Leakage current Input ⁵ Output ^{6,7} | Any input | | | μA |
| | | | | 10 10 | |
| I _{DD1} I _{DD2} I _{DD3} | V _{DD} current Average ⁸ Standby ⁶ Average | C _{AS} and R _{AS} at V _{IH} R _{AS} only cycles | | | mA |
| | | | 1 | 35 2 25 | |
| I _{CC} I _{BB} | V _{CC} supply current ⁹ Average V _{BB} current | | | | mA μA |
| | | | | 150 | |
| C _{AD} C _C C _{OUT} | Capacitance Address, D _{IN} , C _S ¹⁰ C _{AS} , R _{AS} , ¹⁰ WRITE Output ^{6,10} | | | | pF |
| | | | | 5 10 7 | |

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- All voltages referenced to V_{SS}.
- Several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- Output voltage will swing from V_{SS} to V_{CC} when enabled, with no output load. For purposes of maintaining data in standby mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.
- All device pins at 0 volts except V_{BB} which is at -5 volts and the pin under test which is at +10 volts.
- Output is disabled (high impedance) and R_{AS} and C_{AS} are both at a logic 1. Transient stabilizations is required prior to measurement of this parameter.
- 0V ≤ V_{OUT} ≤ +10V.
- Current is proportioned to cycle rate. I_{DD1} (max) is measured at the cycle rate specified by t_{AC} (min). See Figure 1 for I_{DD1} limits at other cycle rates.
- I_{CC} depends on output loading. During readout of high level data V_{CC} is connected through a low impedance (135Ω typ) to Data Out. At all other times I_{CC} consists of leakage currents only.
- Effective capacitance is calculated from the equation: C = $\frac{\Delta Q}{\Delta V}$ with ΔV = 3 volts.
- A.C. measurements assume t_r = 5ns.
- V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL}.
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- The specifications for t_{AC} (min), t_{RWC} (min), and t_{RMW} (max) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- These parameters are referenced to C_{AS} leading edge in random write cycles and to WRITE leading edge in delayed write or read/modify write cycles.
- t_{WCS}, t_{CPD}, and t_{WD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and Data Out will contain the data written into the selected cell. If t_{CPD} ≥ t_{CPD} (min) and t_{WD} ≥ t_{WD} (min), the cycle is a read/write cycle and Data Out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of Data Out (at access time) is indeterminate.
- For t_{RWC} (min), t_{MOD} is -40ns. For t_{RMW} (min), t_{MOD} time available is at least +10ns. There is no restriction on t_{RMW} (min) but t_{MOD} time available is naturally then affected. For t_{RMW} < t_{RMW} (min) +10ns, cycle then becomes t_{RWC} where t_{MOD} < 0ns.