

March 1998



SCAN18540T

Inverting Line Driver with 3-STATE Outputs

General Description


The SCAN18540T is a high speed, low-power line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented paired output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features

- IEEE 1149.1 (JTAG) compliant
- Dual output enable signals per byte
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA (Comm), source 24 mA/sink 48 mA (Mil)
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN products

Ordering Code:

Connection Diagram



Pin Names	Description
Al ₍₀₋₈₎	Input pins, A side
Bl ₍₀₋₈₎	Input pins, B side
AOĒ ₁ , AOĒ ₂	3-STATE Output Enable Input pins, A side
BOĒ ₁ , BOĒ ₂	3-STATE Output Enable Input pins, B side
AŌ ₍₀₋₈₎	Output pins, A side
BŌ ₍₀₋₈₎	Output pins, B side

Truth Tables

Inputs			\overline{AO} (0-8)
$\overline{AOE_1}$	$\overline{AOE_2}$	AI (0-8)	
L	L	H	L
H	X	X	Z
X	H	X	Z
L	L	L	H

Inputs			\overline{BO} (0-8)
$\overline{BOE_1}$	$\overline{BOE_2}$	BI (0-8)	
L	L	H	L
H	X	X	Z
X	H	X	Z
L	L	L	H

H= HIGH Voltage Level


X= Immaterial

L = LOW Voltage Level



Z = High Impedance

Order Number	Description
SCAN18540TSSC	SSOP in Tubes
SCAN18540TSSCX	SSOP in Tape and Reel
SCAN18540TFMQB	Flatpak Military
5962-9312701Mxa	Military SMD #

Block Diagrams



Block Diagrams (Continued)



Note: BSR stands for Boundary Scan Register


Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 *Figure 10-11* for a further description of scan cell TYPE1 and *Figure 10-12* for a further description of scan cell TYPE2.)


Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition Logic 0



clude the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.




MSB → LSB

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
All Others	BYPASS

The INSTRUCTION register is an 8-bit register which captures the default value of 010001101. The two least significant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18540T device. SCAN CMOS Test Access Logic devices do not in-


Description of BOUNDARY-SCAN Circuitry (Continued)

Scan Cell TYPE1



DS010964-7

Scan Cell TYPE2




DS010964-8


Description of BOUNDARY-SCAN Circuitry (Continued)

**BOUNDARY-SCAN Register
Scan Chain Definition (42 Bits In Length)**

TDI



TDO



DS010964-23

Description of BOUNDARY-SCAN Circuitry (Continued)

BOUNDARY-SCAN Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell Type	
41	\overline{AOE}_1	3	Input	TYPE1	Control Signals
40	\overline{AOE}_2	54	Input	TYPE1	
39	AOE		Internal	TYPE2	
38	\overline{BOE}_1	26	Input	TYPE1	
37	\overline{BOE}_2	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	AI ₀	55	Input	TYPE1	A-in
34	AI ₁	53	Input	TYPE1	
33	AI ₂	52	Input	TYPE1	
32	AI ₃	50	Input	TYPE1	
31	AI ₄	49	Input	TYPE1	
30	AI ₅	47	Input	TYPE1	
29	AI ₆	46	Input	TYPE1	
28	AI ₇	44	Input	TYPE1	
27	AI ₈	43	Input	TYPE1	
26	BI ₀	42	Input	TYPE1	B-in
25	BI ₁	41	Input	TYPE1	
24	BI ₂	39	Input	TYPE1	
23	BI ₃	38	Input	TYPE1	
22	BI ₄	36	Input	TYPE1	
21	BI ₅	35	Input	TYPE1	
20	BI ₆	33	Input	TYPE1	
19	BI ₇	32	Input	TYPE1	
18	BI ₈	30	Input	TYPE1	
17	AO ₀	2	Output	TYPE2	A-out
16	AO ₁	4	Output	TYPE2	
15	AO ₂	5	Output	TYPE2	
14	AO ₃	7	Output	TYPE2	
13	AO ₄	8	Output	TYPE2	
12	AO ₅	10	Output	TYPE2	
11	AO ₆	11	Output	TYPE2	
10	AO ₇	13	Output	TYPE2	
9	AO ₈	14	Output	TYPE2	
8	BO ₀	15	Output	TYPE2	B-in
7	BO ₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
5	BO ₃	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	
3	BO ₅	22	Output	TYPE2	
2	BO ₆	24	Output	TYPE2	
1	BO ₇	25	Output	TYPE2	
0	BO ₈	27	Output	TYPE2	

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	–0.5V to +7.0V	
DC Input Diode Current (I_{IK})		
$V_I = -0.5V$	–20 mA	
$V_I = V_{CC} + 0.5V$	+20 mA	
DC Output Diode Current (I_{OK})		
$V_O = -0.5V$	–20 mA	
$V_O = V_{CC} + 0.5V$	+20 mA	
DC Output Voltage (V_O)	–0.5V to $V_{CC} + 0.5V$	
DC Output Source/Sink Current (I_O)	±70 mA	
DC V_{CC} or Ground Current Per Output Pin	±70 mA	
Junction Temperature SSOP	+140°C	
Storage Temperature	–65°C to +150°C	
ESD (Min)	2000V	

Recommended Operating Conditions

Supply Voltage (V_{CC})	SCAN Products	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}	
Output Voltage (V_O)	0V to V_{CC}	
Operating Temperature (T_A)		
Commercial	–40°C to +85°C	
Military	–55°C to +125°C	
Minimum Input Edge Rate dV/dt		125 mV/ns
V_{IN} from 0.8V to 2.0V		
V_{CC} @ 4.5V, 5.5V		

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	Commercial		Military	Commercial	Units	Conditions
			$T_A = +25^\circ C$		$T_A = -55^\circ C$ to $+125^\circ C$	$T_A = -40^\circ C$ to $+85^\circ C$		
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Input Voltage	4.5	1.5	2.0	2.0	2.0	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	2.0	2.0	2.0		
V_{IL}	Maximum Low Input Voltage	4.5	1.5	0.8	0.8	0.8	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
		5.5	1.5	0.8	0.8	0.8		
V_{OH}	Minimum High Output Voltage	4.5		3.15	3.15	3.15	V	$I_{OUT} = -50 \mu A$
		5.5		4.15	4.15	4.15		
		4.5		2.4		2.4	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OH} = -32 mA$
		5.5		2.4	2.4	2.4		
V_{OL}	Maximum Low Output Voltage	4.5		0.1	0.1	0.1	V	$I_{OUT} = 50 \mu A$
		5.5		0.1	0.1	0.1		
		4.5		0.55		0.55	V	$V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 64 mA$
		5.5		0.55	0.55	0.55		
I_{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	±1.0	µA	$V_I = V_{CC}, GND$
TDI, TMS	Maximum Input Leakage	5.5		2.8	3.7	3.6	µA	$V_I = V_{CC}$
				–385	–385	–385	µA	$V_I = GND$
	Minimum Input Leakage	5.5		–160	–160	–160	µA	$V_I = GND$
I_{OLD}	Minimum Dynamic Output Current (Note 2)	5.5		94	63	94	mA	$V_{OLD} = 0.8V$ Max
				–40	–27	–40	mA	$V_{OHD} = 2.0V$ Min
I_{OZ}	Maximum Output Leakage Current	5.5		±0.5	±10.0	±5.0	µA	$V_I (OE) = V_{IL}, V_{IH}$
I_{OS}	Output Short Circuit Current	5.5		–100	–100	–100	mA Min	$V_O = 0V$

DC Electrical Characteristics (Continued)

Symbol	Parameter	V _{CC} (V)	Commercial		Military	Commercial	Units	Conditions
			T _A = +25°C		T _A = -55°C to +125°C	T _A = -40°C to +85°C		
			Typ	Guaranteed Limits				
I _{CC}	Maximum Quiescent Supply Current	5.5		16.0	168	88	μA	V _O = Open TDI, TMS = V _{CC}
		5.5		750	930	820	μA	V _O = Open TDI, TMS = GND
I _{CCI}	Maximum I _{CC} Per Input	5.5		2.0	2.0	2.0	mA	V _I = V _{CC} -2.1V
		5.5		2.15	2.15	2.15	mA	V _I = V _{CC} -2.1V TDI/TMS Pin, Test One with the other Floating

Note 2: Maximum test duration 2.0 ms, one output loaded at a time.

Note 3: All outputs loaded; thresholds associated with output under test.

Noise Specifications

Symbol	Parameter	V _{CC} (V)	Commercial		Military	Commercial	Units
			T _A = +25°C		T _A = -55°C to +125°C	T _A = -40°C to +85°C	
			Typ	Guaranteed Limits			
V _{OLP}	Maximum High Output Noise (Notes 5, 6)	5.0	1.0	1.5			V
V _{OLV}	Minimum Low Output Noise (Notes 5, 6)	5.0	-0.6	-1.2			V
V _{OHP}	Maximum Overshoot (Notes 4, 6)	5.0	V _{OH} +1.0	V _{OH} +1.5			V
V _{OHV}	Minimum V _{CC} Droop (Notes 4, 6)	5.0	V _{OH} -1.0	V _{OH} -1.8			V
V _{IHD}	Minimum High Dynamic Input Voltage Level (Notes 4, 7)	5.5	1.6	2.0	2.0	2.0	V
V _{ILD}	Maximum Low Dynamic Input Voltage Level (Notes 4, 7)	5.5	1.4	0.8	0.8	0.8	V

Note 4: Worst case package.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 6: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Electrical Characteristics

Normal Operation:

Symbol	Parameter	V_{CC} (V) (Note 9)	Commercial			Military		Commercial		Units	
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Typ	Max	Min	Max	Min	Max		
t_{PLH} , t_{PHL}	Propagation Delay Data to Q	5.0	2.5	9.0	2.5	10.5	2.5	9.8	ns		
t_{PLZ} , t_{PHZ}	Disable Time	5.0	1.5	10.2	1.5	11.2	1.5	10.7	ns		
t_{PZL} , t_{PZH}	Enable Time	5.0	2.0	11.8	2.0	13.5	2.0	12.8	ns		

AC Electrical Characteristics

Scan Test Operation:

Symbol	Parameter	V_{CC} (V) (Note 9)	Commercial			Military		Commercial		Units	
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Typ	Max	Min	Max	Min	Max		
t_{PLH} , t_{PHL}	Propagation Delay TCK to TDO	5.0	3.5	13.2	3.5	15.8	3.5	14.5	ns		
t_{PLZ} , t_{PHZ}	Disable Time TCK to TDO	5.0	2.5	11.5	2.5	12.8	2.5	11.9	ns		
t_{PZL} , t_{PZH}	Enable Time TCK to TDO	5.0	3.0	14.5	3.0	16.7	3.0	15.8	ns		
t_{PLH} , t_{PHL}	Propagation Delay TCK to Data Out During Update-DR State	5.0	5.0	18.0	5.0	21.7	5.0	19.8	ns		
t_{PLH} , t_{PHL}	Propagation Delay TCK to Data Out During Update-IR State	5.0	5.0	18.6	5.0	21.2	5.0	20.2	ns		
t_{PLH} , t_{PHL}	Propagation Delay TCK to Data Out During Test Logic Reset State	5.0	5.5	19.9	5.5	23.0	5.5	21.5	ns		
t_{PLZ} , t_{PHZ}	Propagation Delay TCK to Data Out During Update-DR State	5.0	4.0	16.4	4.0	19.6	4.0	18.2	ns		
t_{PLZ} , t_{PHZ}	Propagation Delay TCK to Data Out During Update-IR State	5.0	5.0	19.5	5.0	22.4	5.0	20.8	ns		
t_{PLZ} , t_{PHZ}	Propagation Delay TCK to Data Out During Test Logic Reset State	5.0	5.0	19.9	5.0	23.3	5.0	21.5	ns		

AC Electrical Characteristics (Continued)

Scan Test Operation:

Symbol	Parameter	V_{CC} (V) (Note 9)	Commercial			Military		Commercial		Units	
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Typ	Max	Min	Max	Min	Max		
t_{PZL}, t_{PZH}	Propagation Delay TCK to Data Out During Update- DR State	5.0	5.0 5.0	18.9 18.9		5.0 5.0	22.6 22.6	5.0 5.0	20.9 20.9	ns	
t_{PZL}, t_{PZH}	Propagation Delay TCK to Data Out During Update- IR State	5.0	6.5 6.5	22.4 22.4		6.5 6.5	26.2 26.2	6.5 6.5	24.2 24.2	ns	
t_{PZL}, t_{PZH}	Propagation Delay TCK to Data Out During Test Logic Reset State	5.0	7.0 7.0	23.8 23.8		7.0 7.0	27.4 27.4	7.0 7.0	25.7 25.7	ns	

Note 8: All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

Scan Test Operation:

Symbol	Parameter	V_{CC} (V) (Note 9)	Commercial			Military		Commercial		Units	
			$T_A = +25^\circ C$ $C_L = 50 \text{ pF}$			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$		$T_A = -40^\circ C$ to $+85^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum								
t_S	Setup Time, H or L Data to TCK (Note 10)	5.0	3.0			3.0		3.0		ns	
t_H	Hold Time, H or L TCK to Data (Note 10)	5.0	4.5			5.5		4.5		ns	
t_S	Setup Time, H or L $\overline{AOE_n}, \overline{BOE_n}$ to TCK (Note 12)	5.0	3.0			3.0		3.0		ns	
t_H	Hold Time, H or L TCK to $\overline{AOE_n},$ $\overline{BOE_n}$ (Note 12)	5.0	4.5			4.5		4.5		ns	
t_S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 11)	5.0	3.0			3.0		3.0		ns	
t_H	Hold Time, H or L TCK to Internal AOE, BOE (Note 11)	5.0	3.0			3.0		3.0		ns	
t_S	Setup Time, H or L TMS to TCK	5.0	8.0			8.0		8.0		ns	
t_H	Hold Time, H or L TCK to TMS	5.0	2.0			2.0		2.0		ns	
t_S	Setup Time, H or L TDI to TCK	5.0	4.0			4.0		4.0		ns	
t_H	Hold Time, H or L TCK to TDI	5.0	4.5			4.5		4.5		ns	

AC Operating Requirements (Continued)

Scan Test Operation:

Symbol	Parameter	V_{CC} (V) (Note 9)	Commercial	Military	Commercial	Units
			$T_A = +25^\circ C$	$T_A = -55^\circ C$ to $+125^\circ C$	$T_A = -40^\circ C$ to $+85^\circ C$	
			$C_L = 50 \text{ pF}$	$C_L = 50 \text{ pF}$	$C_L = 50 \text{ pF}$	
Guaranteed Minimum						
t_W	Pulse Width TCK	5.0 H L	15.0 5.0	15.0 5.0	15.0 5.0	ns
f_{max}	Maximum TCK Clock Frequency	5.0	25	25	25	MHz
T_{PU}	Wait Time, Power Up to TCK	5.0	100	100	100	ns
T_{DN}	Power Down Delay	0.0	100	100	100	ms

Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 10: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26, and 27-35.

Note 11: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 12: Timing pertains to BSR 37, 38, 40 and 41.

Extended AC Electrical Characteristics

Symbol	Parameter	$T_A = Com$		$T_A = Mil$		$T_A = Com$		$T_A = Mil$		Units
		$V_{CC} = Com$	$C_L = 50 \text{ pF}$	$V_{CC} = Mil$	$C_L = 50 \text{ pF}$	$V_{CC} = Com$	$C_L = 250 \text{ pF}$	$V_{CC} = Mil$	$C_L = 250 \text{ pF}$	
		18 Outputs		18 Outputs		Switching		Switching		
		(Note 14)		(Note 14)		(Note 14)		(Note 14)		
		Min	Typ	Max	Min	Max	Min	Max	Min	Max
t_{PLH} , t_{PHL}	Propagation Delay Data to Output	3.0 3.0	11.0 11.0	3.0 3.0	11.5 11.5	4.0 4.0	13.0 15.0	4.0 4.0	14.0 16.0	ns
t_{PZH} , t_{PZL}	Output Enable Time	2.5 2.5	11.5 14.0	2.5 2.5	12.5 14.5	(Note 16)		(Note 16)		ns
t_{PHZ} , t_{PLZ}	Output Disable Time	2.0 2.0	11.5 11.5	2.0 2.0	12.0 12.0	(Note 17)		(Note 17)		ns
t_{osHL} (Note 13)	Pin to Pin Skew HL Data to Output	0.5 1.0				1.0				ns
t_{osLH} (Note 13)	Pin to Pin Skew LH Data to Output	0.5 1.0				1.0				ns

Note 13: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (t_{osHL}), LOW to HIGH (t_{osLH}), or any combination LOW to HIGH and/or HIGH to LOW.

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low etc.).

Note 15: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 16: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 17: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.


Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Pin Capacitance	4.0	pF	$V_{CC} = 5.0V$
C_{OUT}	Output Pin Capacitance	13.0	pF	$V_{CC} = 5.0V$
C_{PD}	Power Dissipation Capacitance	34.0	pF	$V_{CC} = 5.0V$


Ordering Information Scan Series




DS010964-24



Physical Dimensions inches (millimeters) unless otherwise noted



**56-Lead SSOP (0.300" Wide) (SS)
Order Number SCAN18540TSSC or SCAN18540TSSCX
Package Number MS56A**



**56-Lead Ceramic Flatpak (F)
Order Number SCAN18540TFMQB
Package Number WA56A**

SCAN18540T Inverting Line Driver with 3-STATE Outputs

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor
Corporation
Americas
Customer Response Center
Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor
Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon
Hong Kong
Tel: +852 2737-7200
Fax: +852 2314-0061

National Semiconductor
Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179