

## Product Preview

# Low Voltage 1:5 Differential LVDS Clock Fanout Buffer

The MC100ES8014 is a HSTL differential clock fanout buffer. Designed for the most demanding clock distribution systems, the MC100ES8014 supports various applications that require the distribution of precisely aligned differential clock signals. Using SiGe technology and a fully differential architecture, the device offers very low skew outputs and superior digital signal characteristics. Target applications for this clock driver are in high performance clock distribution in computing, networking and telecommunication systems.


The MC100ES8014 is designed for low skew clock distribution systems and supports clock frequencies up to 400MHz. The device accepts two clock sources. The CLK0 input accepts HSTL compatible signals and CLK1 accepts PECL compatible signals. The selected input signal is distributed to 5 identical, differential HSTL compatible outputs.

### Features

- 1:5 differential clock fanout buffer
- 50 ps maximum device skew
- SiGe Technology
- Supports DC to 400 MHz operation
- 1.5V HSTL compatible differential clock outputs
- PECL and HSTL compatible differential clock inputs
- 3.3V power supply for device core, 1.5V or 1.8V HSTL output supply
- Supports industrial temperature range
- Standard 20 lead TSSOP package

**MC100ES8014**


**1:5 DIFFERENTIAL HSTL  
CLOCK FANOUT DRIVER**



**DT SUFFIX**  
20-LEAD TSSOP PACKAGE  
CASE 948E-02

### ORDERING INFORMATION

Device	Package
MC100ES8014DT	TSSOP-20
MC100ES8014DTR2	TSSOP-20



**Figure 1. 20-Lead Pinout (Top View) and Logic Diagram**

This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

# MC100ES8014

**Table 1. Pin Description**

Pin	Function
CLK0, $\overline{\text{CLK0}}$	HSTL Data Inputs
CLK1, $\overline{\text{CLK1}}$	PECL Data Inputs
Q[0:4], $\overline{\text{Q[0:4]}}$	HSTL Data Outputs
CLK_SEL	LVC MOS Active Clock Select Input
$\overline{\text{EN}}$	LVC MOS Sync Enable
V <sub>CC</sub>	Positive Supply of device core (3.3V)
V <sub>CCO</sub>	Positive power supply of the HSTL outputs. All V <sub>CCO</sub> pins must be connected to the positive power supply (1.5V or 1.8V) for correct DC and AC operation.
V <sub>EE</sub>	Negative Supply
nc	no connect

**Table 2. Function Table**

Control	Default	0	1
CLK_SEL	0	CLK0, $\overline{\text{CLK0}}$ (HSTL) is the active differential clock input	CLK1, $\overline{\text{CLK1}}$ (PECL) is the active differential clock input
$\overline{\text{EN}}$	0	Q[0:4], $\overline{\text{Q[0:4]}}$ are active. Deassertion of $\overline{\text{EN}}$ can be asynchronous to the reference clock without generation of output runt pulses.	$\overline{\text{Q[0:4]}} = \text{L}$ , $\text{Q[0:4]} = \text{H}$ (outputs disabled). Assertion of $\overline{\text{EN}}$ can be asynchronous to the reference clock without generation of output runt pulses.

**Table 3. General Specifications**

Characteristics		Value
Internal Input Pulldown Resistor		TBD
Internal Input Pullup Resistor		TBD
ESD Protection	Human Body Model Machine Model	TBD
$\theta_{JA}$ Thermal Resistance (Junction to Ambient)	0 LFPM, 8 SOIC 500 LFPM, 8 SOIC	TBD

Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test

**Table 4. Absolute Maximum Ratings<sup>1</sup>**

Symbol	Parameter	Conditions	Rating	Unit
V <sub>SUPPLY</sub>	Power Supply Voltage	Difference between V <sub>CC</sub> & V <sub>EE</sub>	3.9	V
V <sub>IN</sub>	Input Voltage	V <sub>CC</sub> - V <sub>EE</sub> ≤ 3.6V	V <sub>CC</sub> + 0.3 V <sub>EE</sub> - 0.3	V V
I <sub>OUT</sub>	Output Current	Continuous Surge	50 100	mA mA
T <sub>A</sub>	Operating Temperature Range		-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

**Table 5. DC Characteristics** ( $V_{CC} = 3.3\text{ V} \pm 5\%$ ;  $T_J = 0^\circ\text{C}$  to  $110^\circ\text{C}$ )<sup>1</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
HSTL differential input signals (CLK0, $\overline{\text{CLK0}}$ )						
$V_{\text{DIF}}$	Differential Input Voltage <sup>2</sup>	0.2			V	
$V_{\text{X, IN}}$	Differential Cross Point Voltage <sup>3</sup>	0.25	0.68 – 0.9	$V_{\text{CC}} - 1.3$	V	
$V_{\text{IH}}$	Input High Voltage	$V_{\text{X}} + 0.1$			V	
$V_{\text{IL}}$	Input Low Voltage			$V_{\text{X}} - 0.1$	V	
$I_{\text{IN}}$	Input Current			$\pm 150$	mA	$V_{\text{IN}} = V_{\text{X}} \pm 0.1\text{V}$
PECL differential input signals (CLK1, $\overline{\text{CLK1}}$ )						
$V_{\text{PP}}$	Differential Input Voltage <sup>4</sup>	0.15		1.0	V	Differential Operation
$V_{\text{CMR}}$	Differential Cross Point Voltage <sup>5</sup>	1.0		$V_{\text{CC}} - 0.6$	V	Differential Operation
$V_{\text{IH}}$	Input High Voltage	$V_{\text{CC}} - 1.165$		$V_{\text{CC}} - 0.880$	V	
$V_{\text{IL}}$	Input Low Voltage	$V_{\text{CC}} - 1.810$		$V_{\text{CC}} - 1.475$	V	
$I_{\text{IN}}$	Input Current			$\pm 150$	mA	$V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IN}}$
LVCMOS control inputs $\overline{\text{EN}}$ , CLK_SEL						
$V_{\text{IL}}$	Input Low Voltage			0.8	V	
$V_{\text{IH}}$	Input High Voltage	2.0			V	
$I_{\text{IN}}$	Input Current			$\pm 150$	mA	$V_{\text{IN}} = V_{\text{IH}}$ or $V_{\text{IN}}$
HSTL clock outputs (Q[0:4], $\overline{\text{Q}}[0:4]$ )						
$V_{\text{X, OUT}}$	Output Differential Crosspoint	0.68	0.75	0.9	V	
$V_{\text{OH}}$	Output High Voltage	1			V	
$V_{\text{OL}}$	Output Low Voltage			0.4	V	
Supply Current						
$I_{\text{CC}}$	Maximum Quiescent Supply Current without output termination current		TBD	TBD	mA	$V_{\text{CC}}$ pin (core)
$I_{\text{CCO}}$	Maximum Quiescent Supply Current, outputs terminated $50\Omega$ to $V_{\text{TT}}$		TBD	TBD	mA	$V_{\text{CCO}}$ pin (outputs)

- DC characteristics are design targets and pending characterization.
- $V_{\text{DIF}}$  (DC) is the minimum differential HSTL input voltage swing required for device functionality.
- $V_{\text{X}}$  (DC) is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the  $V_{\text{X}}$  (DC) range and the input swing lies within the  $V_{\text{PP}}$  (DC) specification.
- $V_{\text{PP}}$  (DC) is the minimum differential input voltage swing required to maintain device functionality.
- $V_{\text{CMR}}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{\text{CMR}}$  (DC) range and the input swing lies within the  $V_{\text{PP}}$  (DC) specification.

# MC100ES8014

**Table 6. AC Characteristics** ( $V_{CC} = 3.3\text{ V} \pm 5\%$ ;  $T_J = 0^\circ\text{C}$  to  $110^\circ\text{C}$ )<sup>1 2</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
HSTL/LVDS differential input signals ( $\overline{\text{CLK0}}$ , $\overline{\text{CLK0}}$ )						
$V_{\text{DIF}}$	Differential Input Voltage (peak-to-peak) <sup>3</sup>	0.4			V	
$V_{\text{X, IN}}$	Differential Cross Point Voltage <sup>4</sup>	0.68		0.9	V	
$f_{\text{CLK}}$	Input Frequency		0 – 400	TBD	MHz	Differential
$t_{\text{PD}}$	Propagation Delay			TBD	ps	Differential
PECL differential input signals ( $\overline{\text{CLK1}}$ , $\overline{\text{CLK1}}$ )						
$V_{\text{PP}}$	Differential Input Voltage (peak-to-peak) <sup>5</sup>	0.2		1.0	V	
$V_{\text{CMR}}$	Differential Cross Point Voltage <sup>6</sup>	1		$V_{\text{CC}} - 0.6$	V	
$f_{\text{CLK}}$	Input Frequency		0 – 400		MHz	Differential
$t_{\text{PD}}$	Propagation Delay			TBD	ps	Differential
HSTL clock outputs ( $\overline{\text{Q}}[0:4]$ , $\overline{\text{Q}}[0:4]$ )						
$V_{\text{X, OUT}}$	Output Differential Crosspoint	0.68	0.75	0.9	V	
$V_{\text{OH}}$	Output High Voltage	1			V	
$V_{\text{OL}}$	Output Low Voltage			0.5	V	
$V_{\text{O(P-P)}}$	Differential Output Voltage (peak-to-peak)	0.5			V	
$t_{\text{SK(O)}}$	Output-to-Output Skew			50	ps	Differential
$t_{\text{SK(PP)}}$	Output-to-Output Skew (part-to-part)			TBD	ps	Differential
$t_{\text{JIT(CC)}}$	Output Cycle-to-Cycle Jitter			TBD		
$\text{DC}_\text{O}$	Output Duty Cycle	TBD	50	TBD	%	$\text{DC}_{\text{tref}} = 50\%$
$t_r / t_f$	Output Rise/Fall Times	0.05		TBD	ns	20% to 80%
$t_{\text{PDL}}$	Output Disable Time <sup>7</sup>	$2.5 \cdot T + t_{\text{PD}}$		$3.5 \cdot T + t_{\text{PD}}$	ns	$T = \text{CLK period}$
$t_{\text{PLD}}$	Output Enable Time <sup>8</sup>	$3 \cdot T + t_{\text{PD}}$		$4 \cdot T + t_{\text{PD}}$	ns	$T = \text{CLK period}$

1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{\text{TT}}$ .
3.  $V_{\text{DIF}}$  (AC) is the minimum differential HSTL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.
4.  $V_{\text{X}}$  (AC) is the crosspoint of the differential HSTL input signal. Functional operation is obtained when the crosspoint is within the  $V_{\text{X}}$  (AC) range and the input swing lies within the  $V_{\text{DIF}}$  (AC) specification. Violation of  $V_{\text{X}}$  (AC) or  $V_{\text{DIF}}$ (AC) impacts the device propagation delay, device and part-to-part skew.
5.  $V_{\text{PP}}$  (AC) is the minimum differential PECL input voltage swing required to maintain AC characteristics including tpd and device-to-device skew.
6.  $V_{\text{CMR}}$  (AC) is the crosspoint of the differential PECL input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{\text{CMR}}$  (AC) range and the input swing lies within the  $V_{\text{PP}}$  (AC) specification. Violation of  $V_{\text{CMR}}$  (AC) or  $V_{\text{PP}}$ (AC) impacts the device propagation delay, device and part-to-part skew.
7. Propagation delay  $\overline{\text{EN}}$  deassertion to differential output disabled (differential low: true output low, complementary output high).
8. Propagation delay  $\overline{\text{EN}}$  assertion to output enabled (active).




Figure 2. MC100ES8014 AC Test Reference




Figure 3. MC100ES8014 AC Test Reference




Figure 4. MC100ES8014 AC Reference Measurement Waveform (HSTL Input)




Figure 5. MC100ES8014 AC Reference Measurement Waveform (PECL Input)