

**FAIRCHILD**

A Schlumberger Company

016480

010984

# 16P8A, 16RP8A, 16RP6A, 16RP4A Programmable Logic Array

010984

010986

September 1986 PRELIMINARY INFORMATION


Memory & High Speed Logic

## Description

The FASTPLA 16P8A Series of high-performance bipolar programmable logic arrays provide 25 ns maximum propagation delays and are fully compatible with industry standard medium 20-pin PAL® devices. Designed to enhance the flexibility of the FAST family, FASTPLA 16P8A Series offers advanced architectural features including programmable output polarity, power-up reset, and power-up three-state. The devices are designed for full AC/DC testability and are manufactured with Fairchild's highly reliable Isoplanar-Z vertical-fuse technology.

- Extension of FAST Product Line
- 25 ns Maximum Propagation Delays ( $T_C = 0^\circ\text{C}$  to  $+75^\circ\text{C}$ )
- 180 mA Maximum  $I_{CC}$  Current
- Fully Compatible with Medium 20-Pin PAL® Devices
- Individually Programmable Output Polarity
- Power-Up Reset and Three-State
- Register Preload for Testability
- High Programming Yields Using Highly Reliable Vertical-Fuse Technology
- Complete AC/DC Testability
- Security Fuse to Prevent Unauthorized Duplication
- Available in 300-mil Plastic and Ceramic DIP


## Connection Diagram



## Pin Names

$I_0 - I_9$	Input
$O_0, O_7$	Output
$I/O_1 - I/O_6$	Bi-Directional Output

## Logic Symbol



$V_{CC}$  = pin 20  
GND = pin 10

ORIG

REV


003854

S-26

FSC

T-3854

## Ordering Information



## Packages

- D = Ceramic DIP
- P = Plastic DIP

## Temperature Ranges

- C =  $0^\circ\text{C}$  to  $+75^\circ\text{C}$

## Optional Processing

- QR = Commercial Device with 160 Hour Burn in

®PAL is a registered trademark of Monolithic Memories Inc.


# 16P8A, 16RP8A, 16RP6A, 16RP4A

PRELIMINARY INFORMATION

## FASTPLA 16P8A Series Summary

		16P8	16RP4	16RP6	16RP8
INPUTS	Dedicated	10	8	8	8
	Clock	—	1	1	1
LOGIC	7-Wide AND/OR	8	4	2	—
	8-Wide AND/OR	—	4	6	8
OE	Individually Programmable	8	4	2	—
	Dedicated	—	4	6	8
OUTPUTS	Programmable Polarity	8	8	8	8
	Bi-Directional	6	4	2	—
	Dedicated	2	—	—	—
	Registered (with feedback)	—	4	6	8

### 16P8 Functional Diagram



### 16P8 Functional Description


The FASTPLA 16P8A is a bipolar TTL programmable logic array (PLA) consisting of a programmable AND array feeding a fixed OR array. It is organized with 10 dedicated inputs, 2 dedicated outputs, and 6 bi-directional input/outputs as shown in the family summary chart. Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. The output polarity can be individually programmed or designs can be configured for 16L8 and 16H8 versions. Each output buffer is enabled by a dedicated active HIGH product term.

Initially all vertical fuse cells are unprogrammed. The unprogrammed output polarity fuses are equivalent to low impedance connections from the exclusive OR gate to ground. Hence, all outputs are initially active LOW. Once the polarity fuse is programmed, the output is permanently active HIGH.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, after which they are controlled by dedicated programmable enable product terms.


PRELIMINARY INFORMATION

Logic Diagram 16P8A



PRELIMINARY INFORMATION

16RP4, 16RP6, 16RP8 Functional Diagram



**Functional Description**

The FASTPLA 16RP4, 16RP6, 16RP8 are bipolar TTL programmable logic arrays (PLA) incorporating synchronous D-type registers at the output of the fixed OR array. The 16RP4, 16RP6 have both combinational output cells with feedback and programmable output enable, and sequential output cells with register feedback and dedicated output enable. The 16RP8 has eight sequential output cells with register feedback and dedicated output enable. Refer to the FASTPLA summary chart for the particulars of each device.

Standard sum-of-products (SOP) form is equated at the output of the OR array as shown in the functional diagram. Programmable output polarity gives the user more flexibility in design. Each output polarity may be individually defined active HIGH or active LOW.

At power-on, outputs remain in the high impedance state until DC power supply conditions are met, thereafter changing state according to the inputs (combinational cell) or output enable (sequential cell). At power on all

registers are initialized to a logical LOW, thereby setting all outputs to a logical HIGH. At the first LOW-to-HIGH-transition of the clock pulse, the output state will change according to the specified D-inputs. This power-on reset feature assures the user that the registers will begin clocking from a known state and hence simplifies sequential machine design and testing.


For testability, register preload is provided. It allows the user to individually preset the registers to either a HIGH or LOW level through the use of a 10V control signal. This allows all states of a sequential design to be tested. This feature allows full compatibility with PLDtest<sup>®</sup> software.

Initially all vertical fuse cells are unprogrammed. The outputs of the AND array are active HIGH true, thereby causing the outputs of the OR array to be HIGH true. All unprogrammed output polarity fuses are equivalent low impedance connections from the exclusive OR gate to ground. All combinational outputs read active LOW true and are enabled. Prior to the first LOW to HIGH clock transition, registered outputs read active HIGH true and are enabled according to the state of the OE pin.

\*PLDtest is a registered trademark of DATA I/O Inc.

PRELIMINARY INFORMATION


Logic Diagram 16RP8A



# 16P8A, 16RP8A, 16RP6A, 16RP4A


## PRELIMINARY INFORMATION

### Logic Diagram 16RP6A



PRELIMINARY INFORMATION

Logic Diagram 16RP4A





PRELIMINARY INFORMATION

**State of Delivery**



- Programmability Verified
- All AND Gates are Active HIGH True
- All OR Outputs are Active HIGH True
- All Combinational Outputs are Enabled
- All Combinational Outputs are Active LOW True
- All Registered Outputs are Initialized Active HIGH True
- Security Fuse is Unprogrammed

Shown below are unprogrammed and programmed fuse map relationships:

OUTPUT POLARITY



'AND' ARRAY



S<sub>n</sub> = SUMMING OUTPUT  
P<sub>n</sub> = PRODUCT TERM  
F<sub>n</sub> = EXCLUSIVE OR OUTPUT  
I<sub>n</sub> = INPUT VARIABLE  
O<sub>n</sub> = OUTPUT VARIABLE

\* An 'X' represents a low impedance connection.

# 16P8A, 16RP8A, 16RP6A, 16RP4A

## PRELIMINARY INFORMATION

**Absolute Maximum Rating:** Above which the useful life may be impaired<sup>1</sup>

Storage Temperature	-65° C to +150° C
Ambient Temperature Under Bias	-55° C to +125° C
Junction Temperature Under Bias	-55° C to +150° C
V <sub>CC</sub> Pin Potential to Ground Pin	-1.5 V to +7.0 V
Input Voltage <sup>2</sup>	-1.5 V to +7.0 V
Input Voltage Pin 1, Program Mode	-1.5 V to +21.0 V
Input Voltage Pin 11, Program Mode	-1.5 V to +12.0 V
Input Voltage Pins 2, 12-19 <sup>7</sup>	-1.5 V to +12.0 V
Input Current <sup>2</sup>	-18.0 mA to +5.0 mA
Input Current Pin 1, Program Mode	+180.0 mA
Voltage Applied to Outputs (Async)	-0.5 V to V <sub>CC</sub> max. V
Voltage Applied to Outputs (Registered)	-0.5 V to V <sub>CC</sub> max. V
Current Applied to Outputs	+100.0 mA

**DC Performance Characteristics:** Over guaranteed operating ranges unless otherwise noted

Symbol	Parameter	Min	Max	Units	V <sub>CC</sub> <sup>1</sup>	Conditions
I <sub>CC</sub>	Supply Current		(180)	mA	Max	All Inputs Equal 0.0 V Outputs Open
V <sub>IH</sub> <sup>2,3</sup>	Input HIGH Voltage	2.0		V	Max	Recognized as a HIGH Signal Over Recommended V <sub>CC</sub> and T <sub>A</sub> Range
V <sub>IL</sub> <sup>2,3</sup>	Input LOW Voltage		0.8	V	Max	Recognized as a LOW Signal Over Recommended V <sub>CC</sub> and T <sub>A</sub> Range
V <sub>Z</sub>	Control Voltage	9.5	10.5	V	Min	
V <sub>CD</sub>	Input Clamp Diode Voltage		-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.7		V	Min	V <sub>IL</sub> = 0.0 V V <sub>IH</sub> = 3.0 V I <sub>OH</sub> = -3.2 mA
V <sub>OL</sub>	Output LOW Voltage		0.5	V	Min	V <sub>IL</sub> = 0.0 V V <sub>IH</sub> = 3.0 V I <sub>OL</sub> = 24 mA
I <sub>IH</sub> <sup>4</sup>	Input HIGH Current		25	μA	Max	V <sub>IN</sub> = 2.7 V
I <sub>I</sub> <sup>4</sup>	Input HIGH Current		25	μA	Max	V <sub>IN</sub> = 5.5 V
I <sub>IL</sub> <sup>4</sup>	Input LOW Current		-250	μA	Max	V <sub>IN</sub> = 0.5 V
I <sub>OZH</sub> <sup>4</sup>	Output Leakage Current		50	μA	Max	V <sub>OUT</sub> = 2.7 V
I <sub>OZL</sub> <sup>4</sup>	Output Leakage Current		-50	μA	Max	V <sub>OUT</sub> = 0.5 V
I <sub>OS</sub> <sup>5</sup>	Output Short Circuit	-60	-150	mA	Max	V <sub>OUT</sub> = 0.0 V
C <sub>IN</sub> <sup>6</sup>	Input Capacitance		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz
C <sub>OUT</sub> <sup>6</sup>	Output Capacitance		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz
C <sub>IO</sub> <sup>6</sup>	Bi-Directional Pin Cap.		15	pF		V <sub>IN</sub> = 2.0 V, f = 1 MHz

# 16P8A, 16RP8A, 16RP6A, 16RP4A

## PRELIMINARY INFORMATION


**AC Performance Characteristics:**  $V_{CC} = 5.0V \pm 5\%$ ,  $GND = 0V$ ,  $T_C = 0^\circ C$  to  $+75^\circ C$ .

Parameter	Description	Switch <sup>8</sup>	Min	Max	Units
$t_{PD}$	Input or Feedback to Non-Registered Outputs	Open		25	ns
$t_{PZX}^6$	Input to Output Enable	ZH ZL		25	ns
$t_{PXZ}^6$	Input to Output Disable	HZ LZ		25	ns
$t_{PZX}$	Pin 11 To Output Enable	ZH ZL		20	ns
$t_{PXZ}$	Pin 11 to Output Disable	HZ LZ		15	ns
$t_{CO}$	Clock to Output	Open		15	ns
$t_{SU}$	Input or Feedback Setup Time		20		ns
$t_H$	Hold Time		0		ns
$t_p^6$	Clock Period		28		ns
$t_{WL}^9$	Clock Width LOW		15		ns
$t_{WH}^9$	Clock Width HIGH		12		ns
$f_{MAX}$	Maximum Clock Frequency		35		MHz

### Performance Characteristics Notes

- Unless otherwise restricted or extended by detail specification.
- Either input voltage or current limit sufficient to protect inputs.
- These are absolute values with respect to pin 10 (device ground) and includes all overshoots due to system AND/OR tester noise.
- I/O pin leakage is the worst case of  $I_{OZX}$ ,  $I_{IX}$ ,  $X = H/L$ .
- For testing  $I_{OS}$ , the use of HIGH speed test apparatus AND/OR sample and hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. For any sequence of parameter tests,  $I_{OS}$  tests should be performed last. Only one output should be shorted at a time.
- These parameters are not 100% tested but are periodically sampled.
- Preload/clear functions on registered outputs only. The output must be three-stated before  $V_Z$  may be applied.
- See AC test loads.
- $t_{WH} + t_{WL} \geq 28$  ns.





### AC Test Loads



\*INCLUDES JIG AND PROBE CAPACITANCE


PRELIMINARY INFORMATION

AC Waveforms



Power-up Three-state

All outputs will be disabled when  $V_{CC}$  is less than approximately 3.0V (25°C).




\* $t_{zU}$  and  $t_{dZ}$  are less than 0.1  $\mu$ s.

PRELIMINARY INFORMATION

**Power-Up Reset**

Two conditions are required to ensure a valid power-up reset:


1.  $V_{CC}$  must rise to recommended DC value.
2. After reset, the clock input must be held LOW for time  $t_{SU}$  before clocking.



**Preload of Registered Outputs for Testability**


To preload a register to an active HIGH level, the following steps are required:

1. Apply a logic HIGH level voltage to the output enable input (Pin 11) to three-state the device.
2. After the specified time ( $t_{XZ}$ ) raise desired output pin to the control voltage level (10V) and hold for the specified time ( $t_{CLR}$ ). (Register is set HIGH, output active LOW).



To preload all registers simultaneously to an active LOW level, the following steps are required:

1. Raise input Pin 2 to the control voltage (10V) for the specified time ( $t_{set}$ ). (All registers reset LOW, all outputs will be set active HIGH true).



\* $t_{PR}$ ,  $t_{XZ}$ ,  $t_{CLR}$ ,  $t_{set}$  must be at least 0.5  $\mu$ s

PRELIMINARY INFORMATION

**Programming**

The FASTPLA 16P8A Series is programmed by applying a control signal to the Edit Enable pin (pin 11) and appropriate programming waveforms to the Fusing Supply (pin 1). Individual fuses are addressed by applying TTL levels to the row and column address inputs. The Edit Output pin (pin 12 open collector output) is active HIGH when the selected fuse has been programmed.

**Programming Sequence\*:**

1. Connect pin 10 (GND) to Ground.
2. Connect pin 20 (V<sub>CC</sub>) to 5.5 V.
3. Connect pin 11 (Edit Enable) to 11 V.
4. Connect pin 12 (Edit Output) to V<sub>CC</sub> through a 1-2K resistor.
5. Connect pin 1 (Fusing Supply) to fusing current source.
6. Apply TTL levels to C<sub>0</sub>-C<sub>6</sub> and R<sub>0</sub>-R<sub>5</sub> to address desired vertical fuse cell.
7. Apply programming current pulse train to pin 1 reading pin 12 between pulses. Terminate the pulse train when pin 12 is TTL HIGH.
8. Repeat steps 6 and 7 for the next address.

**Verification Sequence\*:**


1. Connect pin 10 (GND) to Ground.
2. Connect pin 20 (V<sub>CC</sub>) to 5.5 V.
3. Connect pin 11 (Edit Enable) to 11 V.
4. Connect pin 12 (Edit Output) to V<sub>CC</sub> through a 1-2K resistor.
5. Apply TTL levels to C<sub>0</sub>-C<sub>6</sub> and R<sub>0</sub>-R<sub>5</sub>.
6. Read pin 12, TTL HIGH - programmed cell.  
TTL LOW - unprogrammed cell.

\*For additional information request Fairchild's complete programming algorithm specification.

**Security Fuse**

The security fuse is initially unprogrammed to allow editing and programming of the device. When programmed, the security fuse disables the verification circuitry on the device, thereby protecting the design from unauthorized duplication. Programming is accomplished by following the sequence as outlined in the programming specifications table.

**Programming Timing Diagram**



# 16P8A, 16RP8A, 16RP6A, 16RP4A

## PRELIMINARY INFORMATION

### Programming Specifications<sup>4</sup>

Symbol	Parameter	Min	Recommended Values	Max	Units	Comments
<b>Power Supply</b>						
V <sub>CC</sub>	Power Supply Voltage	5.4	5.5	5.6	V	
t <sub>rVCC</sub>	Power Supply Rise Time	0.2	2.0		μs	See Note 3
t <sub>fVCC</sub>	Power Supply Fall Time	0.2	2.0		μs	See Note 3
t <sub>onVCC</sub>	V <sub>CC</sub> on Time <sup>1</sup>					See Programming Timing Diagram
t <sub>offVCC</sub>	V <sub>CC</sub> off Time <sup>2</sup> Duty Cycle for V <sub>CC</sub>			50%		t <sub>on</sub> /(t <sub>on</sub> + t <sub>off</sub> )
<b>Edit Enable Power Supply</b>						
V <sub>EN</sub>	Edit Enable Supply Voltage	10.5	11.0	11.5	V	Applied to Pin 11
t <sub>dEN</sub>	Delay to Enable	1.0	2.0		μs	V <sub>CC</sub> Settling Time
t <sub>rEN</sub>	Enable Rise Time	0.4	2.0		μs	See Note 3
t <sub>fEN</sub>	Enable Fall Time	0.4	2.0		μs	See Note 3
t <sub>dA</sub>	Delay to Address	0.1	1.0		μs	Delay from 90% of V <sub>EN</sub> until Addresses are Valid <sup>6</sup>
t <sub>dEA</sub>	Delay to Address Invalid			1.0	μs	Delay from 90% of V <sub>EN</sub> until Addresses are Invalid <sup>6</sup>
t <sub>dVCC</sub>	Delay to V <sub>CC</sub> off	1.0	2.0		μs	
t <sub>onEN</sub>	V <sub>EN</sub> on Time					See Programming Timing Diagram
t <sub>offEN</sub>	V <sub>EN</sub> off Time Duty Cycle for V <sub>EN</sub>			50%		t <sub>on</sub> /(t <sub>on</sub> + t <sub>off</sub> )
V <sub>iL</sub>		0	0	0.4	V	
V <sub>iH</sub>		2.4	5.0	5.0	V	
<b>Read Strobe<sup>5</sup></b>						
t <sub>dAR</sub>	Delay from Valid Address to to Valid Read	0.1	0.5		μs	Initial Check
t <sub>dRP</sub>	Delay from Read to Programming Pulse	0.1			μs	
t <sub>dPR</sub>	Delay from Programming Pulse to Read	2.0			μs	Verify
t <sub>w</sub>	Cell Read Time		1.0		μs	
<b>Programming Current Pulse Train</b>						
I <sub>1op</sub>	Initial Current Pulse	40	40	60	mA	Current on Pin 1
I <sub>opmax</sub>	Prog. Current Limit	140	160	180	mA	Current on Pin 1
V <sub>opmax</sub>	Prog. Voltage Limit	19	20	20	V	Voltage on Pin 1
t <sub>rIop</sub>	Prog. Pulse Rise Time	0.3	1.0	1.45	μs	See Note 3
t <sub>fIop</sub>	Prog. Pulse Fall Time		0.1	0.5	μs	See Note 3
t <sub>dBP</sub>	Delay to I <sub>1op</sub>	2	3		μs	Delay from Address Valid
t <sub>pw</sub>	Pulse Width	6	7	8	μs	See Note 7
I <sub>op</sub>	Current Pulse Step	5	10	10	mA	Each Successive Pulse is Increased by Delta I <sub>op</sub>
	Duty Cycle for Prog. Pulse	10	50	50	%	


See Notes on Page 15

PRELIMINARY INFORMATION

Programming Specification Notes

1. Total time  $V_{CC}$  is on to program cell is equal to or greater than the sum of all the specified delays, pulse width and rise/fall times
2.  $t_{off} \geq t_{on}$
3. Rise & fall times are from 10% to 90%
4. Recommended programming temperature,  $t_p = 25^\circ C \pm 10^\circ C$
5. Proceed to next address after pin 12 indicates a programmed cell
6. Return to input and/or output function when address is invalid
7. Does not include rise and fall times

Package Outlines  
20-Pin Ceramic DIP




Notes

- Pins are tin-plated alloy or equivalent
- Pins are intended for insertion in hole rows on .300 (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board drilling dimensions should equal your practice for .030 (0.76) inch diameter holes
- Hermetically sealed alumina package
- Package weight is 2.9 grams
- These dimensions include misalignment glass over-run etc...
- \*The .045 - .030 dimension does not apply to the corner pins
- Lead thickness and width may increase by .003 (0.07) when lead finish is applied.

# 16P8A, 16RP8A, 16RP6A, 16RP4A

## PRELIMINARY INFORMATION

### Package Outlines 20-Pin Plastic DIP



#### Notes

- Pins are nickel plated and solder dipped copper (olin 195)
- Pins are intended for insertion in hole rows on  $.300$  (7.62) centers
- They are purposely shipped with "positive" misalignment to facilitate insertion
- Board drilling dimensions should equal your practice for  $.020$ " (0.51) diameter lead
- Package weight is approximately 1.0 gram
- Lead thickness and width may increase by  $.003$  (0.07) when lead finish is applied

All dimensions in inches **bold** and millimeters (parentheses)