


### DESCRIPTION:

The DPS128M8 is a monolithic 128K X 8 Static Random Access Memory (SRAM) fabricated using CMOS technology. It is designed for use in high density, high speed, low power applications. All pins are TTL compatible and a single +5 Volt power supply is required.

The DPS128M8 has extremely low standby power dissipation making it suitable for battery backup.

The 600-mil wide, 32-pin ceramic, Dual-In-Line Package (DIP), conforms to the JEDEC standard. Dense-Pac also offers a 32-pin ceramic FLATPACK, a 32-Pad Leadless Chip Carrier (LCC), and a space saving 32-pin Zig-Zag-In-Line Package (ZIP).




4

### FEATURES:

- 131,072 by 8-Bits Organization
- Access Times: 70\*, 85, 100, 120, 150ns (max.)
- Low Power: 10 $\mu$ W (typ.) Standby  
225mW (typ.) Operating
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible Input and Output
- Common Data Input and Output
- Single +5V Power Supply,  $\pm$ 10% Tolerance
- Two Chip Enables
- Output Enable Functions
- Faster Access Speeds Available Upon Request
- Package Types:
  - 32-Pin Ceramic Side Brazed DIP
  - 32-Pin Ceramic FLATPACK
  - 32-Pin Ceramic ZIP
  - 32-Pad Ceramic LCC

\* Commercial Only

PIN NAMES	
A0-A16	Address Inputs
I/O0-I/O7	Data In/Out
CE1 / CE2	Chip Enables
WE	Write Enable
OE	Output Enable
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect



FOR FURTHER INFORMATION  
SEE CHAPTER 3  
FOR COMPLETE DATA SHEET



## ADVANCED INFORMATION

### DESCRIPTION:

The DPS128M8A is a high speed monolithic 128K X 8 Static Random Access Memory (SRAM) fabricated using CMOS technology. It is designed for use in high density, high speed, low power applications. All pins are TTL compatible and a single +5 Volt power supply is required.

The DPS128M8A has extremely low standby power dissipation making it suitable for battery backup.


The 600-mil wide, 32-pin ceramic, Dual-In-Line Package (DIP), conforms to the JEDEC standard. Dense-Pac also offers a 32-pin ceramic FLATPACK, a 32-Pad Leadless Chip Carrier (LCC), and a space saving 32-pin Zig-Zag-In-Line Package (ZIP).

### FEATURES:


- 131,072 by 8-Bits Organization
- Access Times: 35\*, 45, 55, 70ns (max.)
- Low Power: 50 $\mu$ W (typ.) Standby  
300mW (typ.) Operating
- Fully Static Operation; No Clock or Refresh Required
- TTL Compatible Input and Output
- Common Data Input and Output
- Single +5V Power Supply,  $\pm 10\%$  Tolerance
- Two Chip Enables
- Output Enable Functions
- Faster Access Speeds Available Upon Request
- Package Types:
  - 32-Pin Ceramic Side Brazed DIP
  - 32-Pin Ceramic FLATPACK
  - 32-Pin Ceramic ZIP
  - 32-Pad Ceramic LCC

\* Commercial Only

PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O7	Data In/Out
$\overline{CE1}$ , CE2	Chip Enables
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
VDD	Power (+5V)
VSS	Ground
N.C.	No Connect



4



FOR FURTHER INFORMATION  
SEE CHAPTER 3  
FOR COMPLETE DATA SHEET

