

MB814101A-60L/-70L/-80L

CMOS 4M X 1 BIT NIBBLE MODE LOW POWER DRAM

CMOS 4M x 1 bit Nibble Mode Low Power Dynamic RAM

The Fujitsu MB814101A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x1 configuration. The MB814101A features a "nibble" mode of operation whereby high-speed access of up to 2,048-bits of data can be selected in the same row. The MB814101A-60L/-70L/-80L DRAM is ideally suited for memory applications such as embedded control, buffers, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814101A-60L/-70L/-80L is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814101A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

PRODUCT LINE & FEATURES

Pa	ıraməter	MB814101A-60L		MB814101A-80L			
RAS Acces	ss Time	60ns max.	70ns max.	80ns max.			
CAS Acces	ss Time	15ns max.	20ns max.	20ns max.			
Address Ad	ccess Time	30ns max.	35ns max.	40ns max.			
Randam C	yde Time	110ns min.	125ns min.	140ns min.			
Nibble Mod	de Cycle Time	35ns mmin	40ns min.	40ns min.			
Low Power	Operating current	605mW max.	550mW max.	495mW max.			
Dissipation	Standby current	8.25mW max. (T	TL level) / 1.1mW	max. (CMOS level)			
	Battery Back up current	1.4mW max					

- 4,194,304 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- · All input and output are TTL compatible
- 1024 refresh cycles every 128ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

ABSOLUTE MAXIMUM RATINGS (see NOTE)

Parameter		Value	Unit
Voltage at any pin relative to VSS	V _{IN} , V _{OUT}	-1 to +7	٧
Voltage of V CC supply relative to VSS	Vcc	-1 to +7	٧
Power Dissipation	PD	1.0	w
Short Circuit Output Current	_	50	mA
Storage Temperature	T _{STG}	-55 to +125	°c

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



(LCC-26P-M04)



Plastic ZIP Package (ZIP-20P-M02)

Marking side Marking side

Plastic TSOP Packages


(FPT-26P-M01) (Normal Bend)

(FPT-26P-M02) (Reverse Bend)

Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB814101A-xxLPJN
- 20-pin plastic (400mil) ZIP, order as MB814101A-xxLPZ
- 26-pin plastic (300mil) TSOP-II with normal bend leads. order as MB814101A-xxLPFTN
- 26-pin plastic (300mil) TSOP-II with reverse bend leads. order as MB814101A-xxLPFTR


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (T_A = 25°C, f = 1MHz)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance, A0 to A10, DIN	C _{IN1}		5	pF
Input Capacitance, RAS, CAS, WE	C _{IN2}		7	pF
Output Capacitance, DOUT	C _{OUT}	_	7	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Тур	Max	Unit	Amblent Operating Temp
Cunalis Malhama		Vœ	4.5	5.0	5.5	,,	
Supply Voltage	النا	V _{SS}	0	0	0	V	
Input High Voltage, all inputs	1	VIH	2.4	_	6.5	٧	0 °C to +70 °C
Input Low Voltage, all inputs	<u>-</u>	VIL	-2.0	_	0.8	٧	

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty--two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits (A0-A10) are available, the column and row inputs are separately strobed by RAS and CAS as shown in Figure 4. First, eleven row address bits are applied on pins A0-through-A10 and latched with the row address strobe (RAS) then, eleven column address bits are applied and latched with the column address strobe (CAS). Both row and column addresses must be stable on or before the falling edge of RAS and CAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trans (min)+ tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify—write cycle. The falling edge of WE or CAS, whichever is later, serves as the input data—latch strobe. In an early write cycle, the input data is strobed by CAS and the setup/hold times are referenced to CAS because WE goes Low before CAS. In a delayed write or a read-modify—write cycle, WE goes Low after CAS; thus, input data is strobed by WE and all setup/hold times are referenced to the write—enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

trac: from the falling edge of RAS when tRCD (max) is satisfied.

tCAC: from the falling edge of CAS when tRCD is greater than tRCD (max).

tAA : from column address input when tRAD is greater than tRAD (max).

The data remains valid until either CAS returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted) Notes 3

Paramter Notes		Symbol	Conditions		Unit		
Parami	T NOISS			Min	Тур	Max	Athr
Output high voltage Output low voltage		V _{OH}	I _{OH} = -5 mA	2.4	_		v
		V _{OL}	I _{OL} = 4.2 mA	!	_	0.4	·
Input leakage current	(any input)	I(L)	$0V \le V_{IN} \le 5.5V$; $4.5V \le V_{CC} \le 5.5V$; $V_{SS} = 0V$; All other pins not under test = $0V$	-10	_	10	μΑ
Output leakage currer	it	l O(L)	0V≤V _{OUT} ≤ 5.5V; Data out disabled	-10	_	10	
Operating current	MB814101A-60L					110	
(Average Power	MB814101A-70L	I _{CC1}	RAS & CAS cycling;	_	_	100	mA
supply current) 2	MB814101A-80L		110 - IIIII			90	
Standby current	TTL level		RAS = CAS =V _{IH}			1.5	mA
(Power supply current)	CMOS level	l _{CC2}	RAS = CAS ≥ V _{CC} -0.2V] _	_	200	μА
	MB814101A-60L	I _{CC3}	CAS = VIH, RAS cycling;			110	
Refresh current #1 (Average power sup-	MB814101A-70L			AS cycling:	-	100	mA
ply current) 2	MB814101A-80L]					
Nibble Mode current	MB814101A-60L		FIAS =VIL, CAS cycling;			25	
2	MB814101A-70L	004	tnc = min	_	_	22	mA
	MB814101A-80L					110 mA 90 25	
Dafrack compact #0	MB814101A-60L		RAS cycling;			90	
Refresh current #2 (Average power sup-	MB814101A-70L	l _{ccs}	CAS-before-RAS;	_	_	80	mA.
ply current) 2	urrent) 2 MB814101A−80L tac = min	70]				
Battery Back up	MB814101A-60L		RAS cycling,				
current (Average power 2	MB814101A-70L	Iccs	CAS-before-RAS;	_	-	250	μА
supply current) 2	MB814101A-80L	1	tnc = 125μs, tnas=min.to1μs, VIH≥Vco-0.2V, VIL≤0.2V				

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

			MB814101A-60L			101A-70L	MB814101A-80L		
No.	Notes	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Time Between Refresh	t _{REF}		128	_	128		128	ms
2	Random Read/Write Cycle Time	t _{RC}	110	_	125		140	_	ns
3	Read-Modify-Write Cycle Time	t RWC	130	_	150	_	165	_	ns
4	Access Time from RAS 6,9	t _{RAC}		60	_	70	_	80	ns
5	Access Time from CAS 7,9	t _{CAC}	_	15		20	_	20	ns
6	Column Address Access Time 8,9	taa	_	30		35		40	กร
7	Output Hold Time	t _{oH}	0	_	0	_	0	-	ns
8	Output Buffer Turn On Delay Time	ton	0	_	0	_	0	_	ns
9	Output Buffer Turn off Delay Time 10	t _{OFF}	_	15	_	15		20	ns
10	Transition Time	t _T	2	50	2	50	2	50	ns
11	RAS Precharge Time	t RP	40	_	45	_	50	_	ns
12	RAS Pulse Width	tRAS	60	100000	70	100000	80	100000	ns
13	RAS Hold Time	tRSH	15	_	20		20		ns
14	CAS to RAS Precharge Time	t _{CRP}	5		5	_	5	_	ns
15	RAS to CAS Delay Time [11,12]	t _{RCD}	20	45	20	50	20	60	ns
16	CAS Pulse Width	t _{CAS}	15	_	15		20		ns
17	CAS Hold Time	t _{CSH}	60	_	70	_	80	_	ns
18	CAS Precharge Time (Normal) 17	t _{CPN}	10	_	10	_	10	_	ns
19	Row Address Set Up Time	tASR	0		0	_	0		ns
20	Row Address Hold Time	t RAH	10		10		10		ns
21	Column Address Set Up Time	t ASC	0	_	0		0	_	ns
22	Column Address Hold Time	t _{CAH}	12		12	_	15	_	ns
23	RAS to Column Address Delay Time 13	t RAD	15	30	15	35	15	40	ns
24	Column Address to RAS Lead Time	t _{RAL}	30	_	35		40		ns
25	Column Address to CAS Lead time	t _{CAL}	30	_	35	_	40		ns
26	Read Command Set Up Time	t _{RCS}	0	_	0		0		ns
27	Read Command Hold Time Referenced to RAS	t _{RRH}	0	_	0	_	0	_	ns
28	Read Command Hold Time Referenced to CAS	t _{RCH}	0	_	0	_	0		ns
29	Write Command Set Up Time 15	twcs	0		0		0		ns
30	Write Command Hold Time	twch	10		10		12		ns
31	WE Pulse Width	t _{WP}	10		10		12	-	ns
32	Write Command to RAS Lead Time	t _{RWL}	15		20		20		ns
33	Write Command to CAS Lead Time	t _{CWL}	15		18		20		ns
34	DIN set Up Time	t _{DS}	0		0	[0		ns
35	DIN Hold Time	t _{DH}	10	-	10		12		ns

AC CHARACTERISTICS (Continued)


(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

	to. Parameter Notes		MB8141	01A-60L	MB8141	01A-70L	MB8141	01A-80L	Unit
No.	Parameter Notes	Symbol	Min	Max	Min	Max	Min	Max	VIIII
36	RAS to WE Delay Time 15	t _{RWD}	60		70	_	80	_	ns
37	CAS to WE Delay Time 15	t cwo	15	-	20		20	_	ns
38	Column Address to WE Delay Time 15	t _{AWD}	30	_	35		40	_	ns
39	RAS Precharge time to CAS Active Time (Refresh cycles)	t _{RPC}	0		0		0	_	ns
40	CAS Set Up Time for CAS-before- RAS Refresh	t _{CSR}	0	_	0	_	٥		ns
41	CAS Hold Time for CAS-before- RAS Refresh 18	t _{CHR}	10		10	_	12		ns
42	WE Set Up Time from RAS 18	t wsn	0		0		0		ns
51	WE Hold Time from RAS	t whr	10		10		10		ns
52	Nibble Mode Read/Write Cycle Time	t NC	35		40	_	40		ns
53	Nibble Mode Read-Modify-Write Cycle Time	t _{NRWC}	55	_	63	_	65	_	ns
54	Nibble Mode Access time from CAS Precharge	t _{NPA}	_	30		35		35	ns
55	Nibble Mode Access CAS Precharge time	t NCP	10	_	10	_	10	_	ns

Notes:

- Referenced to VSS
- Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.
 - Icc depends on the number of address change as $\overline{RAS} = VIL$ and $\overline{CAS} = VIH$.
 - lcc1, lcc3 and lcc5 are specified at one time of address change during TRAS = Vil. and TCAS = Vil.
 - ICC4 is specified at one time of address change during RAS = VIL and CAS = VIH.
 - Icce is the value in the Address fixed data.
- An Initial pause (RAS = CAS = VIH) of 200µs is required after power-up followed by any eight RAS -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS -before-RAS initialization cycles instead of 8 RAS cycles are required.
- 4. AC characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that tacd≤ tacd (max), tad≤ tad (max). If tacd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that tacd exceeds the value shown. Refer to Fig. 2 and 3.
- If tRCD≥ tRCD (max), tRAD≥ tRAD (max), and tASC≥ tAA tCAC t_T, access time is tCAC.
- 8. If tRAD≥tRAD (max) and tasc ≤ tax -tcac -t ⊤, access time is
- 9. Measured with a load equivalent to two TTL loads and 100 pF.

- toff is specified that output buffer change to high impedance state.
- 11. Operation within the t_{RCD} (max) limit ensures that trac (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 12. tRCD (min) = tRAH (min)+ 2t T + tASC (min).
- 13. Operation within the trap (max) limit ensures that trac (max) can be met. trap (max) is specified as a reference point only; if trap is greater than the specified trap (max) limit, access time is controlled exclusively by trap or trap.
- 14. Either tran or track must be satisfied for a read cycle.
- 15. t wcs , t cwo , t rwo and tawo are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If twcs ≥ t wcs (min), the cycle is an early write cycle and Dout pin will maintain high impedance state thoughout the entire cycle. If t cwp ≥ t cwp (min), t rwo ≥ t rwo (min), and t rwo ≥ t rwo (min), the cycle is a read modify—write cycle and data from the selected cell will apper at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be exected by satisfying triwl. It cwl., tral. and tcal. specifications.
- 16 t_{NPA} is access time from the selection of a new column address (that is caused by changing TAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- 17. Assumes that CAS -before- RAS refresh.
- 18. Assumes that Test Mode Function





FUNCTIONAL TRUTH TABLE


	Clock Input			Address Input		Data		\$ \$ \$ & \$ K	
Operation Mode	RAS	CAS	WE	Row	Column	Input	Output	Refresh	Note
Standby	Н	Н	Х	_			High-Z	_	
Read Cycle	L	L	н	Valid	Valid	_	Valid	Yes *1	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	t _{wcs} ≥ t _{wcs} (min)
Read-Modify-Write Cycle	L	L	H→L	Valid	Valid	X → Valid	Valid	Yes *1	t _{CWD} ≥t _{CWD} (min)
RAS-only Refresh Cycle	L	н	х	Valid	_	_	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	н	_	_	_	High-Z	Yes	t _{CSR} ≥ t _{CSR} (min)
Hidden Refresh Cycle	H→L	L	н			_	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	٢		_		High-Z	Yes	t _{CSR} ≥ t _{CSR} (min) t _{WSR} ≥ t _{WSR} (min)
Test mode set cycle (Hidden)	H→L	L	L	_	_	_	Valid	Yes	t _{CSR} ≥ t _{CSR} (min) t _{WSR} ≥ t _{WSR} (min)


Notes:


X: "H" or "L"
11: It is impossible in Nibble Mode.





















the selected row are sent to sense amplifier and re-written to the cell. The MB814101A has three types of refresh modes, RAS-only refresh, CAS before RAS refresh, and Hidden refresh.

The FAS only refresh is executed by keeping FAS "L" and CAS "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, the DOUT pin is kept in a high impedance state.









DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A10 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A10 are defined by latching levels on A0–A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS—before—RAS refresh counter test (read—modify—write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

			MB814101A-60L		MB814101A-70L		MB8141	Unit	
No.	No. Parameter	Symbol	Min	Max	Min	Max	Min	Max	Onk
90	Access Time from CAS	t FCAC	_	50		55		60	ns
91	Column Address Hold Time	t FCAH	30		30		35	_	ns
92	CAS to WE Delay Time	t FCWD	50		55		60		ns
93	CAS Puls width	t FCAS	50	_	55	_	60	_	ns
94	RAS Hold Time	t FRSH	50	-	55		60		ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS

(Suffix: -PJN) **26-LEAD PLASTIC LEADED CHIP CARRIER** (CASE No.: LCC-26P-M04) .140(3.55)MAX .089(2.25)NOM *.675±.005 (17.15 ± 0.13) .025(0.64)MIN .332±.005 .300(7.62) (8.43±0.13) .268±.020 (6.81±0.51) INDEX NÒM LEAD No. (1) .100(2.54) Details of "A" part .050±.005 TYP .032(0.81) (1.27±0.13) MAX .600(15.24)REF .098(2.50) NÓM .017±.004 (0.43±0.10) .004(0.10) Note: 1. *:Resin protrusion. (Each side:.006(0.15)MAX)
2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.

3. Dimensions in inches (millimeters) ©1991 FUJITSU LIMITED C26054S-1C

PACKAGE DIMENSIONS (Continued)

(Suffix:-PZ) 20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02) .112±.008 -1.019^{+.008}(25.88^{+0.20}) (2.85±0.20) .387±.013 .335±.010 INDEX (9.83±0.33) (8.50±0.25) .010±.002 .118(3.00) MIN (0.25±0.05) .100(2.54) TYP .020±.004 TYP (0.50±0.10) (ROW SPACE) LEAD No. (1) (BOTTOM VIEW) Dimensions in inches (millimeters) ©1991 FUJITSU LIMITED Z20002S-4C

PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTN) 26-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-26P-M01) Details of "A" part .006(0.15).010(0.25) .006(0.15)MAX INDEX .020(0.50)MAX LEAD No. (1) .363±.008 *.675±.004 $.043^{+.004}_{-.002}$ (1.10 $^{+0.10}_{-0.05}$) (MOUNTING HEIGHT) (9.22±0.20) (17.14±0.10) .016±.004 .300±.004 .008(0.21)(M) .006±.002 (0.40 ± 0.10) (7.62 ± 0.10) (0.15±0.05) .004(0.10) .020±.004 .324±.008 .050(1.27) 0(0) MIN (STAND OFF TYP (0.50 ± 0.10) (8.22 ± 0.20) .600(15.24)REF HEIGHT) * : Resin protrusion.(Each side : .006(0.15) MAX) Dimensions in ©1991 FUJITSU LIMITED F26001S-3C inches (millimeters)

PACKAGE DIMENSIONS (Continued)

(Suffix:-PFTR)

