

# MB814101A-60L/-70L/-80L

## CMOS 4M X 1 BIT NIBBLE MODE LOW POWER DRAM

### CMOS 4M x 1 bit Nibble Mode Low Power Dynamic RAM

The Fujitsu MB814101A is a fully decoded CMOS Dynamic RAM (DRAM) that contains a total of 4,194,304 memory cells in a x1 configuration. The MB814101A features a "nibble" mode of operation whereby high-speed access of up to 2,048-bits of data can be selected in the same row. The MB814101A-60L/-70L/-80L DRAM is ideally suited for memory applications such as embedded control, buffers, portable computers, and video imaging equipment where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814101A-60L/-70L/-80L is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814101A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with three-dimensional stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes.

### PRODUCT LINE & FEATURES

Parameter		MB814101A-60L	MB814101A-70L	MB814101A-80L
RAS Access Time		60ns max.	70ns max.	80ns max.
CAS Access Time		15ns max.	20ns max.	20ns max.
Address Access Time		30ns max.	35ns max.	40ns max.
Random Cycle Time		110ns min.	125ns min.	140ns min.
Nibble Mode Cycle Time		35ns min.	40ns min.	40ns min.
Low Power Dissipation	Operating current	605mW max.	550mW max.	495mW max.
	Standby current	8.25mW max. (TTL level) / 1.1mW max. (CMOS level)		
	Battery Back up current	1.4mW max		


- 4,194,304 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1024 refresh cycles every 128ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Nibble Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

### ABSOLUTE MAXIMUM RATINGS (see NOTE)


Parameter	Symbol	Value	Unit
Voltage at any pin relative to VSS	$V_{IN}, V_{OUT}$	-1 to +7	V
Voltage of $V_{CC}$ supply relative to VSS	$V_{CC}$	-1 to +7	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	—	50	mA
Storage Temperature	$T_{STG}$	-55 to +125	°C

**NOTE:** Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY



Plastic SOJ Package  
(LCC-26P-M04)



Plastic ZIP Package  
(ZIP-20P-M02)




Plastic TSOP Packages  
(FPT-26P-M01) (Normal Bend)  
(FPT-26P-M02) (Reverse Bend)

### Package and Ordering Information

- 26-pin plastic (300mil) SOJ, order as MB814101A-xxLPJN
- 20-pin plastic (400mil) ZIP, order as MB814101A-xxLPZ
- 26-pin plastic (300mil) TSOP-II with normal bend leads, order as MB814101A-xxLPFTN
- 26-pin plastic (300mil) TSOP-II with reverse bend leads, order as MB814101A-xxLPFTR

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - MB814101A DYNAMIC RAM - BLOCK DIAGRAM




## CAPACITANCE ( $T_A = 25^\circ\text{C}$ , $f = 1\text{MHz}$ )


Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A10, DIN	$C_{IN1}$	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	$C_{IN2}$	—	7	pF
Output Capacitance, DOUT	$C_{OUT}$	—	7	pF

## PIN ASSIGNMENTS AND DESCRIPTIONS


**26-Pin SOJ:**  
(TOP VIEW)




**26-Pin FPT:**  
(TOP VIEW)



**20-Pin ZIP:**  
(TOP VIEW)



<Reverse Bend : FPT-26P-M02>



Designator	Function
DIN	Data Input.
DOUT	Data Output.
WE	Write Enable.
RAS	Row address strobe.
NC	No connection.
A0 to A10	Address inputs.
VCC	+5 volt power supply.
CAS	Column address strobe.
VSS	Circuit ground.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	V <sub>CC</sub>	4.5	5.0	5.5	V	0 °C to +70 °C
		V <sub>SS</sub>	0	0	0		
Input High Voltage, all inputs	1	V <sub>IH</sub>	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	V <sub>IL</sub>	-2.0	—	0.8	V	

## FUNCTIONAL OPERATION

### ADDRESS INPUTS

Twenty-two input bits are required to decode any one of 4,194,304 cell addresses in the memory matrix. Since only eleven address bits (A0–A10) are available, the column and row inputs are separately strobed by  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  as shown in Figure 4. First, eleven row address bits are applied on pins A0–through–A10 and latched with the row address strobe ( $\overline{\text{RAS}}$ ) then, eleven column address bits are applied and latched with the column address strobe ( $\overline{\text{CAS}}$ ). Both row and column addresses must be stable on or before the falling edge of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after  $t_{\text{RAH}}$  (min) +  $t_{\text{r}}$  is automatically treated as the column address.

### WRITE ENABLE

The read or write mode is determined by the logic state of  $\overline{\text{WE}}$ . When  $\overline{\text{WE}}$  is active Low, a write cycle is initiated; when  $\overline{\text{WE}}$  is High, a read cycle is selected. During the read mode, input data is ignored.

### DATA INPUT

Input data is written into memory in either of two basic ways—an early write cycle and a read-modify-write cycle. The falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data is strobed by  $\overline{\text{CAS}}$  and the setup/hold times are referenced to  $\overline{\text{CAS}}$  because  $\overline{\text{WE}}$  goes Low before  $\overline{\text{CAS}}$ . In a delayed write or a read-modify-write cycle,  $\overline{\text{WE}}$  goes Low after  $\overline{\text{CAS}}$ ; thus, input data is strobed by  $\overline{\text{WE}}$  and all setup/hold times are referenced to the write-enable signal.

### DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

**1 $\overline{\text{RAC}}$**  : from the falling edge of  $\overline{\text{RAS}}$  when  $t_{\text{RCD}}$  (max) is satisfied.

**1 $\overline{\text{CAC}}$**  : from the falling edge of  $\overline{\text{CAS}}$  when  $t_{\text{RCD}}$  is greater than  $t_{\text{RCD}}$  (max).

**1 $\overline{\text{AA}}$**  : from column address input when  $t_{\text{RAD}}$  is greater than  $t_{\text{RAD}}$  (max).

The data remains valid until either  $\overline{\text{CAS}}$  returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min	Typ	Max	
Output high voltage		$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage		$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input leakage current (any input)		$I_{I(L)}$	$0V \leq V_{IN} \leq 5.5V$ ; $4.5V \leq V_{CC} \leq 5.5V$ ; $V_{SS} = 0V$ ; All other pins not under test = $0V$	-10	—	10	$\mu A$
Output leakage current		$I_{O(L)}$	$0V \leq V_{out} \leq 5.5V$ ; Data out disabled	-10	—	10	
Operating current (Average Power supply current)	MB814101A-60L	$I_{CC1}$	$\overline{RAS}$ & $\overline{CAS}$ cycling; $t_{RC} = \text{min}$	—	—	110	mA
	MB814101A-70L					100	
	MB814101A-80L					90	
Standby current (Power supply current)	TTL level	$I_{CC2}$	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	—	1.5	mA
	CMOS level		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2V$			200	
Refresh current #1 (Average power sup- ply current)	MB814101A-60L	$I_{CC3}$	$\overline{CAS} = V_{IH}$ , $\overline{RAS}$ cycling; $t_{RC} = \text{min}$	—	—	110	mA
	MB814101A-70L					100	
	MB814101A-80L					90	
Nibble Mode current	MB814101A-60L	$I_{CC4}$	$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling; $t_{RC} = \text{min}$	—	—	25	mA
	MB814101A-70L					22	
	MB814101A-80L					20	
Refresh current #2 (Average power sup- ply current)	MB814101A-60L	$I_{CC5}$	$\overline{RAS}$ cycling; $\overline{CAS}$ -before- $\overline{RAS}$ ; $t_{RC} = \text{min}$	—	—	90	mA
	MB814101A-70L					80	
	MB814101A-80L					70	
Battery Back up current (Average power supply current)	MB814101A-60L	$I_{CC6}$	$\overline{RAS}$ cycling, $\overline{CAS}$ -before- $\overline{RAS}$ ; $t_{RC} = 125\mu s$ , $t_{RAS} = \text{min. to } 1\mu s$ , $V_{IH} \geq V_{CC} - 0.2V$ , $V_{IL} \leq 0.2V$	—	—	250	$\mu A$
	MB814101A-70L						
	MB814101A-80L						

1

## AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814101A-60L		MB814101A-70L		MB814101A-80L		Unit
				Min	Max	Min	Max	Min	Max	
1	Time Between Refresh		$t_{REF}$	—	128	—	128	—	128	ms
2	Random Read/Write Cycle Time		$t_{RC}$	110	—	125	—	140	—	ns
3	Read-Modify-Write Cycle Time		$t_{RWC}$	130	—	150	—	165	—	ns
4	Access Time from $\overline{RAS}$	6,9	$t_{RAC}$	—	60	—	70	—	80	ns
5	Access Time from $\overline{CAS}$	7,9	$t_{CAC}$	—	15	—	20	—	20	ns
6	Column Address Access Time	8,9	$t_{AA}$	—	30	—	35	—	40	ns
7	Output Hold Time		$t_{OH}$	0	—	0	—	0	—	ns
8	Output Buffer Turn On Delay Time		$t_{ON}$	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	$t_{OFF}$	—	15	—	15	—	20	ns
10	Transition Time		$t_T$	2	50	2	50	2	50	ns
11	$\overline{RAS}$ Precharge Time		$t_{RP}$	40	—	45	—	50	—	ns
12	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	80	100000	ns
13	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	20	—	20	—	ns
14	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		$t_{CRP}$	5	—	5	—	5	—	ns
15	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	11,12	$t_{RCD}$	20	45	20	50	20	60	ns
16	$\overline{CAS}$ Pulse Width		$t_{CAS}$	15	—	15	—	20	—	ns
17	$\overline{CAS}$ Hold Time		$t_{CSH}$	60	—	70	—	80	—	ns
18	$\overline{CAS}$ Precharge Time (Normal)	17	$t_{CPN}$	10	—	10	—	10	—	ns
19	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	0	—	ns
20	Row Address Hold Time		$t_{RAH}$	10	—	10	—	10	—	ns
21	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	0	—	ns
22	Column Address Hold Time		$t_{CAH}$	12	—	12	—	15	—	ns
23	$\overline{RAS}$ to Column Address Delay Time	13	$t_{RAD}$	15	30	15	35	15	40	ns
24	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	40	—	ns
25	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	30	—	35	—	40	—	ns
26	Read Command Set Up Time		$t_{RCS}$	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{RAS}$	14	$t_{RRH}$	0	—	0	—	0	—	ns
28	Read Command Hold Time Referenced to $\overline{CAS}$	14	$t_{RCH}$	0	—	0	—	0	—	ns
29	Write Command Set Up Time	15	$t_{WCS}$	0	—	0	—	0	—	ns
30	Write Command Hold Time		$t_{WCH}$	10	—	10	—	12	—	ns
31	$\overline{WE}$ Pulse Width		$t_{WP}$	10	—	10	—	12	—	ns
32	Write Command to $\overline{RAS}$ Lead Time		$t_{RWL}$	15	—	20	—	20	—	ns
33	Write Command to $\overline{CAS}$ Lead Time		$t_{CWL}$	15	—	18	—	20	—	ns
34	DIN set Up Time		$t_{DS}$	0	—	0	—	0	—	ns
35	DIN Hold Time		$t_{DH}$	10	—	10	—	12	—	ns

# AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB814101A-60L		MB814101A-70L		MB814101A-80L		Unit
				Min	Max	Min	Max	Min	Max	
36	RAS to WE Delay Time	15	$t_{RWD}$	60	—	70	—	80	—	ns
37	CAS to WE Delay Time	15	$t_{CWD}$	15	—	20	—	20	—	ns
38	Column Address to WE Delay Time	15	$t_{AWD}$	30	—	35	—	40	—	ns
39	RAS Precharge time to CAS Active Time (Refresh cycles)		$t_{RPC}$	0	—	0	—	0	—	ns
40	CAS Set Up Time for CAS-before-RAS Refresh		$t_{CSR}$	0	—	0	—	0	—	ns
41	CAS Hold Time for CAS-before-RAS Refresh	18	$t_{CHR}$	10	—	10	—	12	—	ns
42	WE Set Up Time from RAS	18	$t_{WSR}$	0	—	0	—	0	—	ns
51	WE Hold Time from RAS		$t_{WHR}$	10	—	10	—	10	—	ns
52	Nibble Mode Read/Write Cycle Time		$t_{NC}$	35	—	40	—	40	—	ns
53	Nibble Mode Read-Modify-Write Cycle Time		$t_{NRWC}$	55	—	63	—	65	—	ns
54	Nibble Mode Access time from CAS Precharge	9, 16	$t_{NPA}$	—	30	—	35	—	35	ns
55	Nibble Mode Access CAS Precharge time		$t_{NCP}$	10	—	10	—	10	—	ns

## Notes:

- Referenced to VSS
- ICC depends on the output load conditions and cycle rates; The specified values are obtained with the output open.  
ICC depends on the number of address change as  $RAS = V_{IH}$  and  $CAS = V_{IH}$ .  
ICC1, ICC2 and ICC3 are specified at one time of address change during  $RAS = V_{IH}$  and  $CAS = V_{IH}$ .  
ICC4 is specified at one time of address change during  $RAS = V_{IH}$  and  $CAS = V_{IH}$ .  
ICC5 is the value in the Address fixed data.
- An Initial pause ( $RAS = CAS = V_{IH}$ ) of 200μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- AC characteristics assume  $t_r = 5ns$ .
- $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
- Assumes that  $t_{RCD} \leq t_{RCD} (max)$ ,  $t_{RAD} \leq t_{RAD} (max)$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RCD}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown. Refer to Fig. 2 and 3.
- If  $t_{RCD} \geq t_{RCD} (max)$ ,  $t_{RAD} \geq t_{RAD} (max)$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{CAC}$ .
- If  $t_{RAD} \geq t_{RAD} (max)$  and  $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$ , access time is  $t_{AA}$ .
- Measured with a load equivalent to two TTL loads and 100 pF.
- $t_{OFF}$  is specified that output buffer change to high impedance state.
- Operation within the  $t_{RCD} (max)$  limit ensures that  $t_{RAC} (max)$  can be met.  $t_{RCD} (max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD} (max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
- $t_{RCD} (min) = t_{RAH} (min) + 2t_T + t_{ASC} (min)$ .
- Operation within the  $t_{RAD} (max)$  limit ensures that  $t_{RAC} (max)$  can be met.  $t_{RAD} (max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD} (max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
- Either  $t_{RAH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
- $t_{WCS}$ ,  $t_{CWD}$ ,  $t_{RWD}$  and  $t_{AWD}$  are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If  $t_{WCS} \geq t_{WCS} (min)$ , the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If  $t_{CWD} \geq t_{CWD} (min)$ ,  $t_{RWD} \geq t_{RWD} (min)$ , and  $t_{AWD} \geq t_{AWD} (min)$ , the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying  $t_{AWL}$ ,  $t_{CWL}$ ,  $t_{RAL}$  and  $t_{CAL}$  specifications.
- $t_{NPA}$  is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if  $t_{CP}$  is long,  $t_{CPA}$  is longer than  $t_{CPA} (max)$ .
- Assumes that CAS-before-RAS refresh.
- Assumes that Test Mode Function.

Fig. 2 -  $t_{RAC}$  vs.  $t_{RCD}$




Fig. 3 -  $t_{RAC}$  vs.  $t_{RAD}$





Fig. 4 -  $t_{NPA}$  vs.  $t_{NCP}$



## FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Address Input		Data		Refresh	Note
	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Row	Column	Input	Output		
Standby	H	H	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	Valid	Valid	—	Valid	Yes *1	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify-Write Cycle	L	L	H $\rightarrow$ L	Valid	Valid	X $\rightarrow$ Valid	Valid	Yes *1	$t_{CWD} \geq t_{CWD}(\text{min})$
$\overline{RAS}$ -only Refresh Cycle	L	H	X	Valid	—	—	High-Z	Yes	
$\overline{CAS}$ -before- $\overline{RAS}$ Refresh Cycle	L	L	H	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$
Hidden Refresh Cycle	H $\rightarrow$ L	L	H	—	—	—	Valid	Yes	Previous data is kept
Test mode set cycle (CBR)	L	L	L	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$ $t_{WSR} \geq t_{WSR}(\text{min})$
Test mode set cycle (Hidden)	H $\rightarrow$ L	L	L	—	—	—	Valid	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$ $t_{WSR} \geq t_{WSR}(\text{min})$


### Notes:

X: "H" or "L"

\*1: It is impossible in Nibble Mode.




Fig. 5 - READ CYCLE



#### DESCRIPTION

The read cycle is executed by keeping both  $\overline{RAS}$  and  $\overline{CAS}$  "L" and keeping  $\overline{WE}$  "H" throughout the cycle. The row and column addresses are latched with  $\overline{RAS}$  and  $\overline{CAS}$ , respectively. The data output remains valid with  $\overline{CAS}$  "L", i.e., if  $\overline{CAS}$  goes "H", the data becomes invalid after  $t_{OH}$  is satisfied. The access time is determined by  $\overline{RAS}$  ( $t_{RAC}$ ),  $\overline{CAS}$  ( $t_{CAC}$ ), or Column address input ( $t_{AA}$ ). If  $t_{RCD}$  ( $\overline{RAS}$  to  $\overline{CAS}$  delay time) is greater than the specification, the access time is  $t_{AA}$ .

Fig. 6 - WRITE CYCLE (Early Write)



#### DESCRIPTION

The write cycle is executed by the same manner as read cycle except for the state of  $\overline{WE}$  and DIN pins. The data on DIN pin is latched with the later falling edge of CAS or  $\overline{WE}$  and written into memory. In addition, during write cycle,  $t_{RWL}$ ,  $t_{RAL}$  and  $t_{CAL}$  must be satisfied with the specifications.


1



## 1

1

Fig. 8 - NIBBLE MODE READ CYCLE



□ "H" or "L"  
▨ Invalid Data

Fig. 9 - NIBBLE MODE WRITE CYCLE (Early Write)




Fig. 10 - NIBBLE MODE READ-MODIFY-WRITE CYCLE





Fig. 11 -  $\overline{\text{RAS}}$ -ONLY REFRESH ( $\overline{\text{WE}}$ , DIN, A10 = "H" or "L")




#### DESCRIPTION

The refresh of DRAM is executed by normal read, write or read-modify-write cycle, i.e., the cells on the one row line are also refreshed by executing one of three cycles. 1024 row address must be refreshed every 128ms period. During the refresh cycle, the cell data connected to the selected row are sent to sense amplifier and re-written to the cell. The MB814101A has three types of refresh modes,  $\overline{\text{RAS}}$ -only refresh,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh, and Hidden refresh.

The  $\overline{\text{RAS}}$  only refresh is executed by keeping  $\overline{\text{RAS}}$  "L" and  $\overline{\text{CAS}}$  "H" throughout the cycle. The row address to be refreshed is latched on the falling edge of  $\overline{\text{RAS}}$ . During  $\overline{\text{RAS}}$ -only refresh, the DOUT pin is kept in a high impedance state.

Fig. 12 -  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH (A0 to A10, DIN="H" or "L")




#### DESCRIPTION

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is executed by bringing  $\overline{\text{CAS}}$  "L" before  $\overline{\text{RAS}}$ . By this timing combination, the MB814101A executes  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh. The row address input is not necessary because it is generated internally.

$\overline{\text{WE}}$  must be held "H" for the specified set up time ( $t_{\text{WSR}}$ ) before  $\overline{\text{RAS}}$  goes "L" in order not to enter "test mode".

Fig. 13 - HIDDEN REFRESH CYCLE




DESCRIPTION

The hidden refresh is executed by keeping  $\overline{CAS}$  "L" to next cycle, i.e., the output data at previous cycle is kept during next refresh cycle. Since the  $\overline{CAS}$  is kept low continuously from previous cycle, followed refresh cycle should be  $\overline{CAS}$ -before- $\overline{RAS}$  refresh.  $\overline{WE}$  must be held "H" for the specified set up time ( $t_{WSR}$ ) before  $\overline{RAS}$  goes "L" for the second time in order not to enter "test mode".



Fig.14 – TEST MODE SET CYCLE (A0 to A10, DIN = "H" or "L")



# DESCRIPTION


## Test Mode ;

The purpose of this test mode is to reduce device test time to one eighth of that required to test the device conventionally. The test mode function is entered by performing a WE and CAS-before-RAS (WCBR) refresh for the entry cycle. In the test mode, read and write operations are executed in units of eight bits which are selected by the address combination of RA10, CA0 and CA10. In the write mode, data at DIN is written into eight cells simultaneously. In the read mode, eight cells at the selected addresses are read back and checked in the following manner.

When the eight bits are all "L" or all "H", a "H" level is output..  
When the eight bits show a combination of "L" and "H", a "L" level is output..

The test mode function is exited by performing a RAS-only refresh or a CAS-before-RAS refresh for the exit cycle. In test mode operation, the following parameters are delayed approximately 5ns from the specified value in the data sheet.  
 $t_{RC}$ ,  $t_{RWC}$ ,  $t_{RAC}$ ,  $t_{AA}$ ,  $t_{RAS}$ ,  $t_{CSH}$ ,  $t_{RAL}$ ,  $t_{RWD}$ ,  $t_{AWD}$

Fig. 15 - CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



#### DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle, CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A10 are defined by the on-chip refresh counter.

Column Address: Bits A0 through A10 are defined by latching levels on A0-A9 at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Initialize the internal refresh address counter by using 8 RAS only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


No.	Parameter	Symbol	MB814101A-60L		MB814101A-70L		MB814101A-80L		Unit
			Min	Max	Min	Max	Min	Max	
90	Access Time from CAS	$t_{FCAC}$	—	50	—	55	—	60	ns
91	Column Address Hold Time	$t_{FCAH}$	30	—	30	—	35	—	ns
92	CAS to WE Delay Time	$t_{FCWD}$	50	—	55	—	60	—	ns
93	CAS Puls width	$t_{FCAS}$	50	—	55	—	60	—	ns
94	RAS Hold Time	$t_{FRSH}$	50	—	55	—	60	—	ns

Note . Assumes that CAS-before-RAS refresh counter test cycle only.

# PACKAGE DIMENSIONS

(Suffix : -PJN)

## 26-LEAD PLASTIC LEADED CHIP CARRIER (CASE No.: LCC-26P-M04)



- Note:**
1. \*: Resin protrusion. (Each side:  $.006$  (0.15) MAX)
  2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.
  3. Dimensions in inches (millimeters)



©1991 FUJITSU LIMITED C26054S-1C

MB814101A-60L  
MB814101A-70L  
MB814101A-80L

## PACKAGE DIMENSIONS (Continued)

(Suffix : -PZ)

### 20-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)







©1991 FUJITSU LIMITED Z20002S-4C

Dimensions in  
inches (millimeters)

# PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTN)

## 26-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-26P-M01)



\* : Resin protrusion.(Each side : .006(0.15) MAX)





©1991 FUJITSU LIMITED F26001S-3C

Dimensions in  
inches (millimeters)

# PACKAGE DIMENSIONS (Continued)

(Suffix : -PFTR)

## 26-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-26P-M02)



\* : Resin protrusion.(Each side : .006(0.15) MAX)

©1991 FUJITSU LIMITED F26002S-3C

Dimensions in  
 inches (millimeters)