




# 256Kx8 SRAM MODULE, SMD 5962-93157

FIG. 1


### PIN CONFIGURATION TOP VIEW



### PIN DESCRIPTION

A0-17	Address Inputs
I/O0-7	Data Input/Output
$\overline{CS}$	Chip Select
$\overline{OE}$	Output Enable
$\overline{WE}$	Write Enable
Vcc	+5.0V Power
Vss	Ground

### BLOCK DIAGRAM



### FEATURES

- Access Times 55, 70, 85, 100, 120ns
- Standard Microcircuit Drawing, 5962-93157
- MIL-STD-883 Compliant Devices Available
- JEDEC Standard 32 pin, Hermetic Ceramic DIP (Package 300)
- Commercial, Industrial and Military Temperature Ranges
- Organized as 256K x 8
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Battery Back-Up Operation



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Signal Voltage Relative to GND, Junction Temperature, and Supply Voltage.

TRUTH TABLE

Table with 6 columns: CS, OE, WE, Mode, Data I/O, Power. Rows show combinations of control signals and their effects on data flow and power state.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, and Operating Temp.

CAPACITANCE

(TA = +25°C)

Table with 5 columns: Parameter, Symbol, Condition, Max, Unit. Rows include Input capacitance and Output capacitance.

This parameter is guaranteed by design but not tested.

DC CHARACTERISTICS

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Table with 10 columns: Parameter, Sym, Conditions, and three pairs of Min/Max values for temperatures -55, -70, -85, -100, and -120. Units are specified for each parameter.

NOTE: DC test conditions: VIH = VCC - 0.3V, VIL = 0.3V


DATA RETENTION CHARACTERISTICS

(TA = -55°C to +125°C)

Table with 16 columns: Parameter, Symbol, Conditions, and three pairs of Min/Typ/Max values for temperatures -55, -70, -85, -100, and -120. Units are specified.

4 SRAM MODULES

FIG. 2 AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES:

- Vz is programmable from -2V to +7V.
IOL & IOH programmable from 0 to 16mA.
Tester Impedance Zo = 75 Ω.
Vz is typically the midpoint of VOH and VOL.
IOL & IOH are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



**AC CHARACTERISTICS**

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle												
Read Cycle Time	t <sub>RC</sub>	55		70		85		100		120		ns
Address Access Time	t <sub>AA</sub>		55		70		85		100		120	ns
Output Hold from Address Change	t <sub>OH</sub>	3		5		15		15		15		ns
Chip Select Access Time	t <sub>ACS</sub>		55		70		85		100		120	ns
Output Enable to Output Valid	t <sub>OE</sub>		40		50		55		60		60	ns
Chip Select to Output in Low Z	t <sub>CLZ<sup>1</sup></sub>	5		5		10		10		10		ns
Output Enable to Output in Low Z	t <sub>OLZ<sup>1</sup></sub>	0		5		5		5		5		ns
Chip Disable to Output in High Z	t <sub>CHZ<sup>1</sup></sub>		35		40		45		50		50	ns
Output Disable to Output in High Z	t <sub>OHZ<sup>1</sup></sub>		30		40		45		50		50	ns

1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS**

(VCC = 5.0V, VSS = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle												
Write Cycle Time	t <sub>WC</sub>	55		70		85		100		120		ns
Chip Select to End of Write	t <sub>CW</sub>	45		65		80		90		110		ns
Address Valid to End of Write	t <sub>AW</sub>	50		50		75		75		85		ns
Data Valid to End of Write	t <sub>DW</sub>	30		40		45		50		50		ns
Write Pulse Width	t <sub>WP</sub>	40		40		65		70		80		ns
Address Setup Time	t <sub>AS</sub>	2		2		2		2		2		ns
Address Hold Time	t <sub>AH</sub>	2		2		2		2		2		ns
Output Active from End of Write	t <sub>OW<sup>1</sup></sub>	5		10		10		10		10		ns
Write Enable to Output in High Z	t <sub>WHZ<sup>1</sup></sub>	0	30	0	40	0	45	0	50	0	50	ns
Data Hold Time	t <sub>DH</sub>	1		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.



ORDERING INFORMATION

W S 256K 8 - XXX C X X

LEAD FINISH:

- Blank = Gold plated leads
- A = Solder dip leads

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE:

- C = Ceramic 0.600" DIP (Package 300)

ACCESS TIME (ns)

ORGANIZATION, 256K x 8

SRAM

WHITE MICROELECTRONICS

4

SRAM MODULES

Device Type	Speed	Package	SMD No.
256K x 8 SRAM	120ns	32 pin DIP	5962-93157 01HXX
<b>256K x 8 SRAM</b>	<b>100ns</b>	<b>32 pin DIP</b>	<b>5962-93157 02HXX</b>
256K x 8 SRAM	85ns	32 pin DIP	5962-93157 03HXX
<b>256K x 8 SRAM</b>	<b>70ns</b>	<b>32 pin DIP</b>	<b>5962-93157 04HXX</b>
256K x 8 SRAM	55ns	32 pin DIP	5962-93157 05HXX