WS57C010F

ADVANCE INFORMATION

WAFERSCALE INTEGRATION, INC.

1 Meg (128K × 8) BYTE-WIDE EPROM

KEY FEATURES

- Ultra-High Performance
 - 55 ns
- Simplified Upgrade Path
 - V_{PP} and PGM Are "Don't Care" During Normal Read Operation
 - Expandable to 8M Bits
- Pin Compatible with WS27C010L

- Fast Programming
 - 15 Seconds Typical
- EPI Processing
 - Latch-Up Immunity to 200 mA
 - ESD Protection Exceeds 2000 Volts
- JEDEC Standard Pin Configuration
 - 32 Pin Dip Package



GENERAL DESCRIPTION

The WS57C010F is an ultra-high performance, 1,048,576-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 128 K-words of 8 bits each. The 55 ns access time of the WS57C010F enables it to operate in high performance systems. The "Don't Care" feature during read operations allows memory expansions up to 8M bits with no printed circuit board changes.

High performance microprocessors such as the 80386 and 68020 require sub-70 ns memory access times to operate at or near full speed. The WS57C010F enables such systems to incorporate operating systems and/or applications software into EPROM. This enhances system utility by freeing up valuable RAM space for data or other program store and eliminating disk accesses for the EPROM resident routines.

The WS57C010F pin configuration was established to enable memory upgrades to 8M bits without hardware changes to the printed circuit board. Pins 1 and 31 are "don't care" during normal read operation. This enables higher order addresses to be connected to these pins (see Figure 2). When higher density memories are required, the printed circuit board is ready to accept the higher density device with no hardware changes.

The WS57C010F is part of a three product megabit EPROM family. Other family members are the WS27C010L and WS57C210F. The WS27C010L is the standard speed version of the WS57C010F. The WS57C210F is organized in a 64K x 16 configuration which is optimal for a word-wide system.

The WS57C010F is manufactured using WSI's advanced CMOS technology.

PRODUCT SELECTION GUIDE

PARAMETER	WS57C010F-55	WS57C010F-70
Address Access Time (Max)	55 ns	70 ns
Chip Select Time (Max)	55 ns	70 ns
Output Enable Time (Max)	20 ns	25 ns

7-46-13-29

ABSOLUTE MAXIMUM RATINGS*

Storage Temperature -65°C to +125°C Voltage on Any Pin with Respect to Ground -0.6V to +7V VPP with Respect to Ground-0.6V to +14V V_{CC} Supply Voltage with Respect to Ground -0.6V to +7V ESD Protection >2000V

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

READ OPERATION

DC CHARACTERISTICS 0° C \leq T_A \leq +70°C; V_{CC} (Comm'l/Military) = +5V \pm 10%.

SYMBOL	PARAMETER	COMPLETIONS	LIMITS			
STRIBOL	PANAIVIETEN	CONDITIONS	MIN	MAX	UNITS	
I _{LI}	Input Load Current	V _{IN} = 5.5V		10	μА	
l _{LO}	Output Leakage Current	V _{OUT} = 5.5V		10	μА	
l _{PP1} ⁽¹⁾	V _{PP} Load Current	V _{PP} ≤ V _{CC}		10	μА	
I _{SB} TTL	V _{CC} Current Standby	CE = V _{IH}		2	mA	
I _{SB} CMOS	V _{CC} Current Standby	CE = V _{IH}		500	μА	
l _{CC1} ⁽¹⁾	V _{CC} Current Active	$\overline{CE} = \overline{OE} = V_{iL}$		60	mA	
V _{IL}	Input Low Voltage		-0.1	+0.8	V	
V _{IH}	Input High Voltage		2.0	V _{CC} +1	V	
V _{OL}	Output Low Voltage	I _{OL} = 16 mA		0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -4 mA	2.4		V	
V _{PP} ⁽¹⁾	V _{PP} Read Voltage	$V_{CC} = 5.0V \pm 0.25$	-0.1	V _{CC} +1	V	

AC CHARACTERISTICS 0°C ≤ TA ≤ +70°C


SYMBOL	CHARACTERISTICS	TEST	WS57C010F-55		WS57C010F-70		Ī
	CHARACTERISTICS	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
t _{ACC}	Address to Output Delay	CE = OE = V _{IL}		55		70	ns
t _{CE}	CE to Output Delay	OE = V _{IL}		55		70	ns
toE	OE to Output Delay	CE = V _{IL}		20		25	ns
t _{DF} (2)	OE High to Output Float	CE = V _{IL}	0	20	0	25	ns
tон	Output Hold From Addresses CE or OE Whichever Occurred First	CE = OE = V _{IL}	0		0		ns


NOTES:

^{1.} V_{PP} should be at a TTL level except during programming. The supply current would then be the sum of I_{CC} and I_{PP1}. The maximum current value is with Outputs Oo to O7 unloaded.

^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.








NOTES:

- Typical values are for T_A = 25°C and nominal supply voltages.
 This parameter is only sampled and is not 100% tested.
 OE may be delayed up to t_{CE} -t_{OE} after the falling edge of CE without impact on t_{CE}.

CAPACITANCE(2) TA = 25°C, f = 1 MHz


SYMBOL	PARAMETER	CONDITIONS	TYP ⁽¹⁾	MAX	UNITS
C _{IN}	Input Capacitance	V _{IN} = 0V	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF
C _{VPP}	V _{PP} Capacitance	$V_{PP} = 0V$	18	25	pF

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. testing inputs are driven at 2.4V for a Logic "1" and 0.45V for a Logic "0." Timing measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0."

A.C. TESTING LOAD CIRCUIT



DIP PIN CONFIGURATIONS

1 / 6 / 13 - 6/	T-	46	-/3-	29
-----------------	-----------	----	------	----

8 Mbit	4 Mblt	2 Mbit	27512	27256] wss	7C010F	27256	27512	2 Mbit	4 Mbit	8 Mbit
A19 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND	XX/Vpp A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND	XX/VPP A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND	A ₁₅ A ₁₂ A ₇ A ₆ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ O ₀ O ₁ O ₂ GND	VPP A12 A7 A6 A5 A4 A3 A2 A1 A0 O1 O2 GND	XX/VPP □ 1 A16 □ 2 A15 □ 3 A12 □ 4 A7 □ 5 A6 □ 6 A3 □ 9 A2 □ 10 A1 □ 11 A9 □ 12 O0 □ 13 O1 □ 14 O2 □ 15 GND □ 16	32	V _{CC} A14 A13 A8 A9 A11 OE A10 CE O7 O6 O5	V _{CC} A14 A13 A8 A9 A11 OE/V _{PP} CE O7 O6 O5 O4	V _{CC} XX/PGM A ₁₇ A ₁₄ A ₁₃ A ₈ A ₉ A ₁₁	V _{CC} A ₁₈ A ₁₇ A ₁₄ A ₁₃ A ₈ A ₉ A ₁₁	VCC A18 A17 A14 A13 A8 A9 A11 OE/VPP CE O7 O6 O5

NOTES: 1. Plastic Dip will be available in the second half of 1988.

2. Compatible EPROM pin configurations are shown in the blocks adjacent to the WS57C010F pins.

PIN NAMES

A ₀ -A ₁₉	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O ₀ -O ₇	Outputs
PGM	Program
XX	Don't Care (During Read)

ORDERING INFORMATION

PART NUMBER	SPEED (ns)	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS57C010F-55D	55	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-70D	70	32 Pin CERDIP, 0.6"	D4	Comm'l	Standard
WS57C010F-70DMB	70	32 Pin CERDIP, 0.6"	D4	Military	MIL-STD-883C