

## 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

### Description

The HD74ALVCHR162269 is a 12-bit to 24-bit registered bus exchanger, which is intended for applications where two separate ports must be multiplexed onto, or de-multiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. The HD74ALVCHR162269 is designed specifically for low-voltage (from 2.5 V to 3.3V)  $V_{CC}$  operation.

Data is stored in the internal B-port registers on the low to high transition of the CLK input, provided that the appropriate  $\overline{CLKENA}$  inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B to A direction, a single storage register is provided. The  $\overline{SEL}$  line selects 1B or 2B data for the A outputs.

The register on the A output permits the fastest possible data transfer, thus extending the period that the data will be valid on the bus. The control pins are registered so that all transactions are synchronous with the clock. Data flow is controlled by the active low output enables ( $\overline{OEA}$ ,  $\overline{OEB1}$ ,  $\overline{OEB2}$ ).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs, which are designed to sink up to 12 mA, include 26  $\Omega$  resistors to reduce overshoot and undershoot.

### Features

- All outputs have equivalent 26  $\Omega$  series resistors, so no external resistors are required.
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.

**Function Table**

**Output-enable Table**

Inputs			Outputs	
CLK	$\overline{OEA}$	$\overline{OEB}$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

**A-to-B Storage Table ( $\overline{OEB} = L$ )**

Inputs				Outputs	
CLKENA1	$\overline{CLKENA2}$	CLK	A	1B	2B
L	H	↑	L	L	$2B_0^{*1}$
L	H	↑	H	H	$2B_0^{*1}$
L	L	↑	L	L	L
L	L	↑	H	H	H
H	L	↑	L	$1B_0^{*1}$	L
H	L	↑	H	$1B_0^{*1}$	H
H	H	X	X	$1B_0^{*1}$	$2B_0^{*1}$

**B-to-A Storage Table ( $\overline{OEA} = L$ )**


Inputs					Output A
CLK	$\overline{SEL}$	1B	2B		
X	H	X	X		$A_0^{*1}$
X	L	X	X		$A_0^{*1}$
↑	H	L	X		L
↑	H	H	X		H
↑	L	X	L		L
↑	L	X	H		H

- H: High level
- L: Low level
- X: Immaterial
- X: High impedance
- ↑: Low to high transition

Note: 1. Output level before the indicated steady-state input conditions were established.

# HD74ALVCHR162269

## Pin Arrangement



**Absolute Maximum Ratings**

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating condition” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	$V_{CC}$	-0.5 to 4.6	V	
Input voltage range <sup>*1,2</sup>	$V_I$	-0.5 to $V_{CC}+0.5$	V	Except I/O ports
		-0.5 to $V_{CC}+0.5$	V	I/O ports
Output voltage range <sup>*1,2</sup>	$V_O$	-0.5 to $V_{CC}+0.5$	V	
Input clamp current	$I_{IK}$	-50	mA	$V_I < 0$
Output clamp current	$I_{OK}$	$\pm 50$	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	$I_O$	$\pm 50$	mA	$V_O = 0$ to $V_{CC}$
Continuous current through	$I_{CC} / I_{GND}$	$\pm 100$	mA	
Maximum power dissipation at $T_a = 55^\circ\text{C}$ (in still air) <sup>*3</sup>	$P_T$	1	W	TSSOP
Storage temperature range	$T_{stg}$	-65 to 150	$^\circ\text{C}$	

- Notes: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum power dissipation is calculated using a junction temperature of 150 $^\circ\text{C}$  and board trace length of 750 mils.


# HD74ALVCHR162269

## Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	$V_{CC}$	2.3	3.6	V	
Input voltage	$V_i$	0	$V_{CC}$	V	
Output voltage	$V_o$	0	$V_{CC}$	V	
High-level output current	$I_{OH}$	—	-6	mA	$V_{CC} = 2.3\text{ V}$
		—	-8	mA	$V_{CC} = 2.7\text{ V}$
		—	-12	mA	$V_{CC} = 3.0\text{ V}$
Low-level output current	$I_{OL}$	—	6	mA	$V_{CC} = 2.3\text{ V}$
		—	8	mA	$V_{CC} = 2.7\text{ V}$
		—	12	mA	$V_{CC} = 3.0\text{ V}$
Input transition rise or fall rate	$\Delta t/\Delta v$	0	10	ns/V	
Operating free-air temperature	$T_a$	-40	85	°C	

Note: Unused or floating control pins must be held high or low.

Logic Diagram



**Electrical Characteristics**

Item	Symbol	$V_{CC}$ (V)	$T_a = -40$ to $85^\circ\text{C}$		Unit	Test Conditions	
			Min	Max			
Input voltage	$V_{IH}$	2.3 to 2.7	1.7	—	V		
		2.7 to 3.6	2.0	—	V		
	$V_{IL}$	2.3 to 2.7	—	0.7	V		
		2.7 to 3.6	—	0.8	V		
Output voltage	$V_{OH}$	Min to Max	$V_{CC}-0.2$	—	V	$I_{OH} = -100 \mu\text{A}$	
		2.3	1.9	—	V	$I_{OH} = -4 \text{ mA}$ , $V_{IH} = 1.7 \text{ V}$	
		2.3	1.7	—	V	$I_{OH} = -6 \text{ mA}$ , $V_{IH} = 1.7 \text{ V}$	
		2.7	2.2	—	V	$I_{OH} = -4 \text{ mA}$ , $V_{IH} = 2.0 \text{ V}$	
		2.7	2.0	—	V	$I_{OH} = -8 \text{ mA}$ , $V_{IH} = 2.0 \text{ V}$	
		3.0	2.4	—	V	$I_{OH} = -6 \text{ mA}$ , $V_{IH} = 2.0 \text{ V}$	
		3.0	2.0	—	V	$I_{OH} = -12 \text{ mA}$ , $V_{IH} = 2.0 \text{ V}$	
		$V_{OL}$	Min to Max	—	0.2	V	$I_{OL} = 100 \mu\text{A}$
	2.3		—	0.4	V	$I_{OL} = 4 \text{ mA}$ , $V_{IL} = 0.7 \text{ V}$	
	2.3		—	0.55	V	$I_{OL} = 6 \text{ mA}$ , $V_{IL} = 0.7 \text{ V}$	
	2.7		—	0.4	V	$I_{OL} = 4 \text{ mA}$ , $V_{IL} = 0.8 \text{ V}$	
	2.7		—	0.6	V	$I_{OL} = 8 \text{ mA}$ , $V_{IL} = 0.8 \text{ V}$	
	3.0		—	0.55	V	$I_{OL} = 6 \text{ mA}$ , $V_{IL} = 0.8 \text{ V}$	
	3.0	—	0.8	V	$I_{OL} = 12 \text{ mA}$ , $V_{IL} = 0.8 \text{ V}$		
Input current	$I_{IN}$	3.6	—	$\pm 5.0$	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND	
		$I_{IN(\text{hold})}$	2.3	$\pm 45$	—	$\mu\text{A}$	$V_{IH} = 1.7 \text{ V} / 0.7 \text{ V}$
			3.0	75	—	$\mu\text{A}$	$V_{IN} = 0.8 \text{ V}$
			3.0	-75	—	$\mu\text{A}$	$V_{IN} = 2.0 \text{ V}$
			3.6	—	$\pm 500$	$\mu\text{A}$	$V_{IN} = 0$ to $3.6 \text{ V}$
Off state output current *1	$I_{OZ}$	3.6	—	$\pm 10$	$\mu\text{A}$	$V_{OUT} = V_{CC}$ or GND	
Quiescent supply current	$I_{CC}$	3.6	—	40	$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND	
		$\Delta I_{CC}$	3.0 to 3.6	—	750	$\mu\text{A}$	One input at $(V_{CC}-0.6)\text{V}$ , other inputs at $V_{CC}$ or GND

Note: 1. For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.


**Switching Characteristics**

Item	Symbol	$V_{CC}$ (V)	$T_a = -40 \text{ to } 85^\circ\text{C}$			Unit	From(Input)	To(Output)
			Min	Typ	Max			
Maximum clock frequency	$f_{max}$	2.5±0.2				MHz		
		2.7				MHz		
		3.3±0.3				MHz		
Propagation delay time	$t_{PLH}$	2.5±0.2				ns	CLK	B
		2.7				ns		
		3.3±0.3				ns		
	$t_{PHL}$	2.5±0.2				ns	CLK	A
		2.7				ns		
		3.3±0.3				ns		
Output enable time	$t_{ZH}$	2.5±0.2				ns	CLK	B
		2.7				ns		
		3.3±0.3				ns		
	$t_{ZL}$	2.5±0.2				ns	CLK	A
		2.7				ns		
		3.3±0.3				ns		
Output disable time	$t_{HZ}$	2.5±0.2				ns	CLK	B
		2.7				ns		
		3.3±0.3				ns		
	$t_{LZ}$	2.5±0.2				ns	CLK	A
		2.7				ns		
		3.3±0.3				ns		
Input capacitance	$C_{IN}$	3.3				pF		
Output capacitance	$C_O$	3.3				pF		

# HD74ALVCHR162269

Item	Symbol	V <sub>CC</sub> (V)	Ta = -40 to 85°C			Unit	From(Input)
			Min	Typ	Max		
Setup time	t <sub>su</sub>	2.5±0.2				ns	A data before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	B data before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	$\overline{SEL}$ before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	CLKENA1 or $\overline{CLKENA2}$ before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	$\overline{OE}$ before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
Hold time	t <sub>h</sub>	2.5±0.2				ns	A data after CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	B data after CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	$\overline{SEL}$ after CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	CLKENA1 or $\overline{CLKENA2}$ after CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
		2.5±0.2				ns	$\overline{OE}$ before CLK↑
		2.7				ns	"H" or "L"
		3.3±0.3				ns	
Pulse width	t <sub>w</sub>	2.5±0.2				ns	CLK "H" or "L"
		2.7				ns	
		3.3±0.3				ns	

Test Circuit




Load Circuit for Outputs

Symbol	V <sub>CC</sub> =2.5±0.2V	V <sub>CC</sub> =2.7V, 3.3±0.3V'
t <sub>PLH</sub> /t <sub>PHL</sub>	OPEN	OPEN
t <sub>su</sub> /t <sub>h</sub> /t <sub>w</sub>	OPEN	OPEN
t <sub>ZH</sub> /t <sub>HZ</sub>	GND	GND
t <sub>ZL</sub> /t <sub>LZ</sub>	4.6 V	6.0 V


Note: 1. C<sub>L</sub> includes probe and jig capacitance.

Waveforms - 1



# HD74ALVCHR162269

## Waveforms – 2



Waveforms - 3

