

# F100118

## 5-Wide 5, 4, 4, 4, 2 OA/OAI Gate

F100K ECL Product


### Description

The F100118 is a monolithic 5-wide 5, 4, 4, 4, 2 OR/AND gate with true and complementary outputs. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

### Pin Names

D<sub>na</sub> - D<sub>ne</sub> Data Inputs  
O,  $\bar{O}$  Data Outputs

### Logic Symbol




V<sub>CC</sub> = Pin 6 (9)  
V<sub>CCA</sub> = Pin 7 (10)  
V<sub>EE</sub> = Pin 18 (21)  
( ) = Flatpak

### Ordering Information


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

### Connection Diagrams

#### 24-Pin DIP (Top View)



#### 24-Pin Flatpak (Top View)



**DC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$  unless otherwise specified,  $V_{CC} = V_{CCA} = \text{GND}$ ,  $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$I_{IH}$	Input HIGH Current All Inputs			350	$\mu\text{A}$	$V_{IN} = V_{IH(max)}$
$I_{EE}$	Power Supply Current	-92	-69	-42	mA	Inputs Open

**Ceramic Dual In-line Package AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to Output	0.85	2.50	0.95	2.50	0.95	2.70	ns	Figures 1 and 2
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

**Flatpak AC Characteristics:**  $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ ,  $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay Data to Output	0.85	2.30	0.95	2.30	0.95	2.50	ns	Figures 1 and 2
$t_{TLH}$ $t_{THL}$	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

\*See Family Characteristics for other dc specifications.

**Fig. 1 AC Test Circuit**



**Notes**

- $V_{CC}, V_{CCA} = +2\text{ V}$ ,  $V_{EE} = -2.5\text{ V}$
- $L1$  and  $L2$  = equal length  $50\ \Omega$  impedance lines
- $R_T = 50\ \Omega$  terminator internal to scope
- Decoupling  $0.1\ \mu\text{F}$  from GND to  $V_{CC}$  and  $V_{EE}$
- All unused outputs are loaded with  $50\ \Omega$  to GND
- $C_L$  = Fixture and stray capacitance  $\leq 3\ \text{pF}$

**Fig. 2 Propagation Delay and Transition Times**

