

October 1997

## Fast CMOS 18-Bit Registered Transceivers

### Features

- **Advanced 0.6 micron CMOS Technology**
- **These Devices are High-speed, Low Power Devices with High Current Drive**
- **$V_{CC} = 5V \pm 10\%$**
- **Hysteresis on All Inputs**
- **CD74FCT16501T**
  - **High Output Drive:  $I_{OH} = -32mA$ ;  $I_{OL} = 64mA$**
  - **Power Off Disable Outputs Permit "Live Insertion"**
  - **Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1.0V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$**
- **CD74FCT162501T**
  - **Balanced Output Drivers:  $\pm 24mA$**
  - **Reduced System Switching Noise**
  - **Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.6V$  at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$**
- **CD74FCT162H501T**
  - **Bus Hold Retains Last Active Bus State During Three-State**
  - **Eliminates the Need for External Pull-Up Resistors**

### Description

These devices are 18-bit are registered bus transceivers designed with D-type latches and flip-flops to allow data flow in transparent, latched, and clocked modes. The Output Enable (OEAB and  $\overline{OEBA}$ , Latch Enable (LEAB and LEBA) and Clock (CLKAB and CLKBA) inputs control the data flow in each direction. When LEAB is HIGH, the device operates in transparent mode for A-to-B data flow. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. The A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB, if LEAB is LOW. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar using  $\overline{OEBA}$ , LEBA and CLKBA. These high-speed, low power devices offer a flow-through organization for ease of board layout.

The CD74FCT16501T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The CD74FCT162501T has 24mA balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

The CD74FCT162H501T has "Bus Hold" which retains the inputs last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pull-up/down resistors.


### Ordering Information

| PART NUMBER        | TEMP. RANGE (°C) | PACKAGE     | PKG. NO.  |
|--------------------|------------------|-------------|-----------|
| CD74FCT16501ATMT   | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT16501ATSM   | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT16501CTMT   | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT16501CTSM   | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT16501DTMT   | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT16501DTSM   | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT16501ETMT   | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT16501ETSM   | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162501ATMT  | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162501ATSM  | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162501CTMT  | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162501CTSM  | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162501DTMT  | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162501DTSM  | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162501ETMT  | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162501ETSM  | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162H501ATMT | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162H501ATSM | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162H501CTMT | -40 to 85        | 56 Ld TSSOP | M56.300-P |
| CD74FCT162H501CTSM | -40 to 85        | 56 Ld SSOP  | M56.240-P |
| CD74FCT162H501DTMT | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162H501DTSM | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162H501ETMT | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162H501ETSM | -40 to 85        | 56 Ld SSOP  | M56.300-P |
| CD74FCT162H501TMT  | -40 to 85        | 56 Ld TSSOP | M56.240-P |
| CD74FCT162H501TSM  | -40 to 85        | 56 Ld SSOP  | M56.300-P |


CD74FCT16501T, CD74FCT162501T, CD74FCT162H501T

Pinout

CD74FCT16501T, CD74FCT162501T, CD74FCT162H501T  
(SSOP, TSSOP)  
TOP VIEW



**Functional Block Diagram**



TRUTH TABLE (NOTES 1, 4)

| INPUTS |      |       |                | OUTPUTS        |
|--------|------|-------|----------------|----------------|
| OEAB   | LEAB | CLKAB | A <sub>x</sub> | B <sub>x</sub> |
| L      | X    | X     | X              | Z              |
| H      | H    | X     | L              | L              |
| H      | H    | X     | H              | H              |
| H      | L    | ↑     | L              | L              |
| H      | L    | ↑     | H              | H              |
| H      | L    | L     | X              | B (Note 2)     |
| H      | L    | H     | X              | B (Note 3)     |

NOTES:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.
2. Output level before the indicated steady-state input conditions were established.
3. Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.
4. H = High Voltage Level  
L = Low Voltage Level  
Z = High Impedance  
↑ = LOW-to-HIGH Transition

**Pin Descriptions**

| PIN NAME        | DESCRIPTION   |
|-----------------|---|
| OEAB            | A-to-B Output Enable Input                                |
| OEBA            | B-to-A Output Enable Input (Active LOW)                   |
| LEAB            | A-to-B Latch Enable Input                                 |
| LEBA            | B-to-A Latch Enable Input                                 |
| CLKAB           | A-to-B Clock Input  |
| CLKBA           | B-to-A Clock Input  |
| A <sub>x</sub>  | A-to-B Data Inputs or B-to-A Three-State Outputs (Note 5) |
| B <sub>x</sub>  | B-to-A Data Inputs or A-to-B Three-State Outputs (Note 5) |
| GND             | Ground  |
| V <sub>CC</sub> | Power   |

NOTE:

5. For the CD74FCT162H501T, these pins have "Bus Hold". All other pins are standard, outputs, or I/Os.



**CD74FCT16501T, CD74FCT162501T, CD74FCT162H501T**

**Electrical Specifications (Continued)**

| PARAMETER  | SYMBOL           | (NOTE 7)<br>TEST CONDITIONS  |  | MIN | (NOTE 8) | MAX               | UNITS      |
|--|------------------|--|--|-----|----------|-------------------|------------|
|  |                  |  |  |     | TYP      |                   |            |
| <b>CD74FCT162501T, CD74FCT162H501T, OUTPUT DRIVE SPECIFICATIONS</b> Over the Operating Range |                  |  |  |     |          |                   |            |
| Output HIGH Voltage  | V <sub>OH</sub>  | V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  | I <sub>OH</sub> = -24.0mA                                  | 2.4 | 3.3      | -                 | V          |
| Output LOW Voltage   | V <sub>OL</sub>  | V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  | I <sub>OL</sub> = 24mA                                     | -   | 0.3      | 0.55              | V          |
| Output LOW Current   | I <sub>ODL</sub> | V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V (Note 12)   |  | 60  | 115      | 150               | mA         |
| Output HIGH Current  | I <sub>ODH</sub> | V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V (Note 12)   |  | -60 | -115     | -150              | mA         |
| <b>CAPACITANCE</b> T <sub>A</sub> = 25°C, f = 1MHz   |                  |  |  |     |          |                   |            |
| Input Capacitance (Note 12)  | C <sub>IN</sub>  | V <sub>IN</sub> = 0V   |  | -   | 4.5      | 6                 | pF         |
| Output Capacitance (Note 12)   | C <sub>OUT</sub> | V <sub>OUT</sub> = 0V  |  | -   | 5.5      | 8                 | pF         |
| <b>POWER SUPPLY SPECIFICATIONS</b>   |                  |  |  |     |          |                   |            |
| Quiescent Power Supply Current   | I <sub>CC</sub>  | V <sub>CC</sub> = Max  | V <sub>IN</sub> = GND or V <sub>CC</sub>                   | -   | 0.1      | 500               | μA         |
| Supply Current per Input at TTL HIGH   | ΔI <sub>CC</sub> | V <sub>CC</sub> = Max  | V <sub>IN</sub> = 3.4V (Note 13)                           | -   | 0.5      | 1.5               | mA         |
| Supply Current per Input per MHz (Note 14)   | I <sub>CCD</sub> | V <sub>CC</sub> = Max, Outputs Open<br>OEAB = $\overline{OEBA}$ = V <sub>CC</sub> or GND<br>One Bit Toggling<br>50% Duty Cycle   | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -   | 75       | 120               | μA/<br>MHz |
| Total Power Supply Current (Note 16)   | I <sub>C</sub>   | V <sub>CC</sub> = Max, Output Open<br>f <sub>CP</sub> = 10MHz (CLKAB)<br>50% Duty Cycle<br>OEAB = $\overline{OEBA}$ = V <sub>CC</sub><br>LEAB = GND<br>One Bit Toggling<br>f <sub>l</sub> = 5MHz<br>50% Duty Cycle   | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -   | 0.8      | 1.7<br>(Note 15)  | mA         |
|  |                  |  | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | -   | 1.3      | 4.2<br>(Note 15)  | mA         |
|  |                  | V <sub>CC</sub> = Max, Output Open<br>f <sub>CP</sub> = 10MHz (CLKAB)<br>50% Duty Cycle<br>OEAB = $\overline{OEBA}$ = V <sub>CC</sub><br>LEAB = GND<br>18 Bits Toggling<br>f <sub>l</sub> = 2.5MHz<br>50% Duty Cycle | V <sub>IN</sub> = V <sub>CC</sub><br>V <sub>IN</sub> = GND | -   | 3.8      | 6.5<br>(Note 15)  | mA         |
|  |                  |  | V <sub>IN</sub> = 3.4V<br>V <sub>IN</sub> = GND            | -   | 8.5      | 20.8<br>(Note 15) | mA         |

**Switching Specifications Over Operating Range**

| PARAMETER   | SYMBOL                                 | (NOTE 17)<br>TEST<br>CONDITIONS                | AT                       |                  | CT   |     | DT               |     | ET               |     | UNITS |
|---|--|--|--------------------------|------------------|--|-----|------------------|-----|------------------|-----|-------|
|   |  |  | (NOTE 18)<br>MIN         | MAX              | (NOTE 18)<br>MIN                               | MAX | (NOTE 18)<br>MIN | MAX | (NOTE 18)<br>MIN | MAX |       |
|   |  |  | CLKAB or CLKBA Frequency | f <sub>MAX</sub> | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | -   | 150              | -   | 150              | -   |       |
| Propagation Delay<br>A <sub>X</sub> to B <sub>X</sub> or B <sub>X</sub> to A <sub>X</sub> | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5                      | 5.1              | 1.5  | 4.6 | 1.5              | 4.1 | 1.5              | 3.8 | ns    |
| Propagation Delay<br>LEBA to A <sub>X</sub> , LEAB to B <sub>X</sub>                      | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5                      | 5.6              | 1.5  | 5.3 | 1.5              | 4.6 | 1.5              | 4.2 | ns    |
| Propagation Delay<br>CLKBA to A <sub>X</sub> ,<br>CLKAB to B <sub>X</sub>                 | t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5                      | 5.6              | 1.5  | 5.3 | 1.5              | 4.6 | 1.5              | 4.2 | ns    |

**CD74FCT16501T, CD74FCT162501T, CD74FCT162H501T**


**Switching Specifications Over Operating Range (Continued)**

| PARAMETER  | SYMBOL                                 | (NOTE 17)<br>TEST<br>CONDITIONS                | AT               |     | CT               |     | DT               |     | ET               |     | UNITS |
|--|--|--|------------------|-----|------------------|-----|------------------|-----|------------------|-----|-------|
|  |  |  | (NOTE 18)<br>MIN | MAX | (NOTE 18)<br>MIN | MAX | (NOTE 18)<br>MIN | MAX | (NOTE 18)<br>MIN | MAX |       |
| Output Enable Time<br>OEBA to A <sub>X</sub> ,<br>OEAB to B <sub>X</sub>                 | t <sub>PZH</sub> ,<br>t <sub>PZL</sub> | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5              | 6.0 | 1.5              | 5.6 | 1.5              | 5.2 | 1.5              | 4.8 | ns    |
| Output Disable Time<br>(Note 14)<br>OEBA to A <sub>X</sub> , OEAB to B <sub>X</sub>      | t <sub>PHZ</sub><br>t <sub>PLZ</sub>   | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5              | 5.6 | 1.5              | 5.2 | 1.5              | 5.2 | 1.5              | 5.2 | ns    |
| Setup Time HIGH or LOW<br>A <sub>X</sub> to CLKAB,<br>B <sub>X</sub> to CLKBA            | t <sub>SU</sub>                        | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 3.0              | -   | 3.0              | -   | 3.0              | -   | 2.4              | -   | ns    |
| Hold Time HIGH or LOW<br>A <sub>X</sub> to CLKAB,<br>B <sub>X</sub> to CLKBA             | t <sub>H</sub>                         | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 0                | -   | 0                | -   | 0                | -   | 0                | -   | ns    |
| Setup Time HIGH or<br>LOW, A <sub>X</sub> to LEAB,<br>B <sub>X</sub> to LEBA, Clock HIGH | t <sub>SU</sub>                        | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 3.0              | -   | 3.0              | -   | 3.0              | -   | 2.0              | -   | ns    |
| Setup Time HIGH or<br>LOW, A <sub>X</sub> to LEAB,<br>B <sub>X</sub> to LEBA, Clock LOW  | t <sub>SU</sub>                        | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5              | -   | 1.5              | -   | 1.5              | -   | 1.5              | -   | ns    |
| Hold Time HIGH or LOW,<br>A <sub>X</sub> to LEAB, B <sub>X</sub> to LEBA                 | t <sub>H</sub>                         | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 1.5              | -   | 1.5              | -   | 1.5              | -   | 0.5              | -   | ns    |
| LEAB or LEBA Pulse<br>Width HIGH (Note 19)   | t <sub>W</sub>                         | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 3.0              | -   | 3.0              | -   | 3.0              | -   | 3.0              | -   | ns    |
| CLKAB or CLKBA Pulse<br>Width HIGH or LOW<br>(Note 19)                                   | t <sub>W</sub>                         | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | 3.0              | -   | 3.0              | -   | 3.0              | -   | 3.0              | -   | ns    |
| Output Skew (Note 20)  | t <sub>SK(O)</sub>                     | C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω | -                | 0.5 | -                | 0.5 | -                | 0.5 | -                | 0.5 | ns    |

**NOTES:**

7. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
8. Typical values are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
9. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
10. Pins with Bus Hold are identified in the Pin Description.
11. This specification does not apply to bidirectional functionalities with Bus Hold.
12. This parameter is determined by device characterization but is not production tested.
13. Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
14. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
15. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
16. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$   
 I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>I</sub> = Input Frequency  
 N<sub>I</sub> = Number of Inputs at f<sub>I</sub>  
 All currents are in milliamps and all frequencies are in megahertz.
17. See test circuit and wave forms.
18. Minimum limits are guaranteed but not tested on Propagation Delays.
19. This parameter is guaranteed but not production tested.
20. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

Test Circuits and Waveforms



| SWITCH POSITION                      |        |
|--------------------------------------|--------|
| TEST                                 | SWITCH |
| $t_{PLZ}, t_{PZL}$                   | Closed |
| $t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$ | Open   |

DEFINITIONS:

$C_L$  = Load capacitance, includes jig and probe capacitance.  
 $R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.

NOTE:

21. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  
 $t_f, t_r \leq 2.5\text{ns}$ .

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING




FIGURE 5. PROPAGATION DELAY