

# TM4256FL8, TM4256GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

OCTOBER 1985—REVISED FEBRUARY 1988

Dynamic RAM Modules

- 262,144 × 8 Organization
- Single 5-V Supply (10% Tolerance)
- 30-Pin Single-In-line Package (SIP)
  - Pinned Module for Through-Hole Insertion (TM4256FL8)
  - Leadless Module for Use with Sockets (TM4256GU8)
- Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier
- Long Refresh Period . . . 4 ms (256 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Outputs
- Performance of Unmounted RAMs

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TMS4256-10	100 ns	50 ns	200 ns
TMS4256-12	120 ns	60 ns	230 ns
TMS4256-15	150 ns	75 ns	260 ns


- Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature . . . 0°C to 70°C

### description

The TM4256\_\_8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS4256FML, 262,144 × 1 bit dynamic RAMs in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing, the TM4256\_\_8 has a density of ten devices per square inch (approximately 4 × the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC board size, and fewer plated through-holes, a cost savings can be realized.

Each TMS4256FML is described in its data sheet and is fully electrically tested and processed according to TI MIL-STD-883B flows (as amended for commercial applications) prior to assembly. After assembly onto the SIP, a further set of electrical tests is performed.

TM4256FL8 . . . L SINGLE-IN-LINE PACKAGE  
(TOP VIEW)



PIN NOMENCLATURE	
TM4256FL8	
AO-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

**TM4256FL8, TM4256GU8**  
**262,144 BY 8-BIT DYNAMIC RAM MODULES**

Dynamic RAM Modules

5

The TM4256\_\_8 features  $\overline{\text{RAS}}$  access times of 100 ns, 120 ns, and 150 ns maximum.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\overline{\text{RAS}}$  in order to retain data.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM4256\_\_8 is rated for operation from 0°C to 70°C.

**presence detect**

This feature is included on the TM4256GU8 to allow for hardware presence detection of the memory module. The  $\overline{\text{PRD}}$  pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present,  $\overline{\text{PRD}}$  is a logic zero as this pin is connected to  $\text{VSS}$  on the module.  $\overline{\text{PRD}}$  can be used only to detect a module's presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

**operation**

The TM4256FL8 and TM4256GU8 operate as eight TMS4256FMLs connected as shown in the functional block diagram. Refer to the TMS4256 data sheet for details of operation.


**specifications**

For TMS4256FML electrical specifications, refer to the TMS4256 data sheet.

**single-in-line package and components**

- PC substrate: 1,27 mm (0.05 inch) nominal thickness epoxy-glass
- Bypass capacitors: Multilayer ceramic
- Leads: Tin/lead solder coated over phosphor-bronze
- Contact area for socketable devices: Nickel plate and solder plate on top of copper


**TM4256GU8 . . . U SINGLE-IN-LINE PACKAGE**  
**(TOP VIEW)**



PIN NOMENCLATURE	
TM4256GU8	
A0-A8	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{PRD}}$	Presence Detect ( $\text{VSS}$ )
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

TM4256FL8, TM4256GU8  
262,144 BY 8-BIT DYNAMIC RAM MODULES

functional block diagram



†Not available on the TM4256FL8.

Dynamic RAM Modules

5



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

5-17

**TM4256FL8, TM4256GU8**  
**262,144 BY 8-BIT DYNAMIC RAM MODULES**

Dynamic RAM Modules

5

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Voltage range on any pin including VDD supply (see Note 1) .....	-1 V to 7 V
Short circuit output current for any output .....	50 mA
Power dissipation .....	0.8 W
Operating free-air temperature .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
VDD Supply voltage	4.5	5	5.5	V
VSS Supply voltage	0			V
VIH High-level input voltage	2.4	6.5		V
VIL Low-level input voltage (see Note 2)	-1	0.8		V
TA Operating free-air temperature	0	70		°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	TM4256_8-10		TM4256_8-12		UNIT
		MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	2.4	V <sub>DD</sub>	V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	0	0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V	±10		±10		µA
I <sub>O</sub> Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, CAS high	±10		±10		µA
I <sub>DD1</sub> <sup>‡</sup> Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle All outputs open	560		520		mA
I <sub>DD2</sub> <sup>‡</sup> Standby current	After 1 memory cycle, RAS and CAS high, All outputs open	36		36		mA
I <sub>DD3</sub> <sup>‡</sup> Average refresh current	t <sub>c</sub> = minimum cycle, CAS high and RAS cycling, All outputs open	464		424		mA
I <sub>DD4</sub> <sup>‡</sup> Average page-mode current	t <sub>c(P)</sub> = minimum cycle, RAS low and CAS cycling, All outputs open	400		360		mA

<sup>‡</sup>I<sub>DD1</sub>-I<sub>DD4</sub> are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode).

**TM4256FL8, TM4256GU8**  
**262,144 BY 8-BIT DYNAMIC RAM MODULES**

Dynamic RAM Modules

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	TM4256_8-15		UNIT
		MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -5 mA	2.4	V <sub>DD</sub>	V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA	0	0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>I</sub> = 0 V to 6.5 V, V <sub>DD</sub> = 5 V, All other pins = 0 V	± 10		μA
I <sub>O</sub> Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, $\overline{\text{CAS}}$ high	± 10		μA
I <sub>DD1</sub> <sup>†</sup> Average operating current during read or write cycle	t <sub>c</sub> = minimum cycle All outputs open	480		mA
I <sub>DD2</sub> <sup>†</sup> Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open	36		mA
I <sub>DD3</sub> <sup>†</sup> Average refresh current	t <sub>c</sub> = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open	384		mA
I <sub>DD4</sub> <sup>†</sup> Average page-mode current	t <sub>c(P)</sub> = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open	320		mA

<sup>†</sup>I<sub>DD1</sub>-I<sub>DD4</sub> are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode).

**capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz**

PARAMETER	MIN	MAX	UNIT
C <sub>i(A)</sub> Input capacitance, address inputs		40	pF
C <sub>i(DQ)</sub> Input capacitance, data inputs		12	pF
C <sub>i(RAS)</sub> Input capacitance, $\overline{\text{RAS}}$ input		40	pF
C <sub>i(W)</sub> Input capacitance, $\overline{\text{W}}$ input		56	pF
C <sub>i(CAS)</sub> Input capacitance, $\overline{\text{CAS}}$ input		40	pF
C <sub>o(VDD)</sub> Decoupling capacitance	0.8		μF

5