

## High density MROM Card

### ■ DESCRIPTION

The Hitachi HJ6xxM2PCH00 is a high density Mask Programmable Read Only Memory (MROM) card series organized as a x8 or x16 databus. The HJ6xxM2PCH00 meets the requirements of PCMCIA 2.0 and JEIDA 4.1 in a Type I form.

The HJ6xxM2PCH00 series achieves high speed access, low power consumption, and a high level of reliability by employing the advanced MNOS memory technology and CMOS process and circuitry technology of Hitachi's HN624116N.

The low power of the HJ6xxM2PCH00 series makes it ideal for use in portable, battery powered equipment giving the user the longest possible system operating time. The high speed makes it possible to execute programs directly out of the card giving you the highest possible system performance.

The HJ6xxM2PCH00 includes the PCMCIA 2.0 Level 1 CIS (card information structure) data preprogrammed in the card in a non volatile area.

The HJ6xxM2PCH00 series is offered in PCMCIA 68 pin card in the Type I form.

### ■ FEATURES

- Single Power Supply:  
 $V_{cc} = 5V \pm 10\%$
- Fast Access Time:  
 150/180ns (max)
- Nibble Access Time:  
 105/120ns (max)
- Low Power Dissipation:  
 Active Current: 140 mA/MHz (typ)  
 Standby Current: 110 uA (max) (4MB card)
- User selectable organization:  
 x8 (byte mode)  
 x16 (word mode)  
 Switchable with CE1 & CE2 lines
- CIS preprogrammed  
 Accessed with REG line.
- Pinouts:  
 PCMCIA Standard 68 pin
- Packages:  
 PCMCIA Type I (85.6 x 54 x 3.3mm)

### ■ PIN DESCRIPTION

Pin Name	Function
$A_0 - A_{20}$	Address
$D_0 - D_{15}$	Input/Output
$\overline{OE}$	Output Enable
$\overline{CE}_{1,2}$	Card Enable
$\overline{WE}$	Write Enable
$V_{cc}$	Power Supply
$V_{ss}$	Ground
CD1,2	Card detect
$\overline{REG}$	Attribute memory

### ■ ORDERING INFORMATION

Type No.	Access Time
HJ6xxM2PCH00 -15	150 ns


xx = density in megabytes (i.e. HJ604M2PCH00 =4MB)

**HITACHI**

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300




■ PIN ARRANGEMENT



HITACHI

■ Block Diagram (ex. 16MB)



HITACHI

■ COMMON MEMORY READ

Mode	$\overline{CE1}$	$\overline{CE2}$	$\overline{WE}$	$\overline{OE}$	$\overline{REG}$	$A_0$	$D_{15}-D_8$	$D_7-D_0$
Read (8 bit mode)	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	$V_{IL}$	High-Z	Even Byte
	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	$V_{IH}$	High-Z	Odd Byte
Read (16 bit mode)	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	X	High-Z	High-Z
Read (odd byte only)	$V_M$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	X	High-Z	High-Z
Standby	$V_{IL}$	$V_M$	$V_{IL}$	$V_{IH}$	X	X	High-Z	High-Z

Note: 1. X = Don't Care

■ ATTRIBUTE MEMORY READ

Mode	$\overline{CE1}$	$\overline{CE2}$	$\overline{WE}$	$\overline{OE}$	$\overline{REG}$	$A_0$	$D_{15}-D_8$	$D_7-D_0$
Read (8 bit mode)	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	$V_{IL}$	High-Z	Even Byte
	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	$V_{IH}$	High-Z	Odd Byte
Read (16 bit mode)	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	X	High-Z	High-Z
Read (odd byte only)	$V_M$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	X	High-Z	High-Z
Standby	$V_{IL}$	$V_M$	$V_{IL}$	$V_{IH}$	X	X	High-Z	High-Z

Note: 1. X = Don't Care

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage <sup>1</sup>	$V_{CC}$	-0.6 to +7.0	V
Input Voltage <sup>1</sup>	$V_{IH}$	-0.5 to +7.0	V
Operating Temperature Range	$T_{OCT}$	0 to +70	°C
Storage Temperature Range	$T_{STG}$	-55 to +125	°C

Notes: 1. Relative to  $V_{SS}$ .

■ CAPACITANCE ( $T_s = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Capacitance	$C_{IN}$	-	-	15	pF	$V_{IN} = 0V$
Output Capacitance	$C_{OUT}$	-	-	20	pF	$V_{OUT} = 0V$

HITACHI

■ DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_s = 0$  to  $70^\circ\text{C}$ )

Item	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Leakage Current	$I_{LI}$	-	-	10	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IH} = 5.5\text{ V}$
Output Leakage Current	$I_{LO}$	-	-	10	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{OH} = 5.5\text{ V}/0.4\text{ V}$
Standby $V_{CC}$ Current <sup>1</sup>	$I_{CC1}$	-	-	110	$\mu\text{A}$	$\overline{\text{CE}} = V_{CC}$
Operating $V_{CC}$ Current <sup>1</sup>	$I_{CC2}$	-	-	140	$\text{mA}$	$I_{OH} = 0\text{ mA}$ , Duty = 100%, Cycle = 150 ns
Input Voltage	$V_{IL}$	-0.3 <sup>2</sup>	-	0.8	V	
	$V_{IH}$	2.2	-	$V_{CC} + 3$	V	
	$V_{IH}$	$V_{CC} - 0.5$	-	$V_{CC} + 1$	V	
Output Voltage	$V_{OL}$	-	-	0.4	V	$I_{OL} = 2.1\text{ mA}$
	$V_{OH}$	2.4	-	-	V	$I_{OH} = -400\ \mu\text{A}$

- Notes: 1. Based on 4MB card density.  
2.  $V_{IL}$  min = -1.0 V for pulse width 50 ns.

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

( $T_s = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )


Test Conditions

- Input pulse levels: 0.6 V to 2.4 V
- Input rise and fall times: 10 ns
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V, 2.0 V


Item	Symbol	Min.	Max.	Unit	Test Condition
Address Access Time	$t_{AA}$	-	150	ns	$\text{CE} = \text{OE} = V_{IL}$ , $\text{WE} = V_{IH}$
Chip Enable Access Time	$t_{CE}$	-	150	ns	$\text{OE} = V_{IL}$ , $\text{WE} = V_{IH}$
Output Enable Access Time	$t_{OE}$		70	ns	$\text{CE} = V_{IL}$ , $\text{WE} = V_{IH}$
Output Hold to Address Change	$t_{OHA}$	0	-	ns	$\text{CE} = \text{OE} = V_{IL}$ , $\text{WE} = V_{IH}$
Output Disable to High- <sup>1</sup>	$t_{OHZ}$	0	70	ns	$\text{CE} = V_{IL}$ , $\text{WE} = V_{IH}$
Card Disable to High-Z	$t_{CHZ}$	0	70	ns	$\text{OE} = V_{IL}$ , $\text{WE} = V_{IH}$

HITACHI

■ READ TIMING WAVEFORM (Common memory)



■ READ TIMING WAVEFORM (Attribute memory)



HITACHI