

74LS1802 Bit Stream Manager

Serializer/Deserializer
Product Specification

Logic Products


DESCRIPTION

The 74LS1802 Serializer/Deserializer (Figure 1) incorporates speed, flexibility, and proven ISL technology into a general-purpose device that performs many of the functions necessary for the implementation of a disk or communications controller. On-chip serializing/deserializing, programmable ECC and CRC operation, and bit comparison logic (useful for address-mark or header comparisons) make for a truly versatile device. A selectable 8- or 16-bit data bus and associated control lines allow for a DMA interface which requires little external hardware — a minimum system may be easily built with a microcontroller, a DMA controller, a RAM buffer, disk control lines and interface logic.


FEATURES

- Data rates up to 10MHz
- Selectable CRC-16 or CRC-CCITT polynomials
- Full Duplex operation with CRC/ECC on receive data
- Programmable ECC polynomial register
- Programmable control register
- On-chip bit comparator
- 8- or 16-bit selectable data bus
- 48-pin DIP

PIN CONFIGURATION



CD006313



CD0066PS

PLCC FUNCTION

| PLCC FUNCTION | PLCC FUNCTION | PLCC FUNCTION |
|---------------|---------------|---------------|
| 1 VBB | 24 DAT 2 | 47 ZEROS |
| 2 DAT 14 | 25 NC | 48 DATERR |
| 3 GND | 26 NC | 49 EQUAL |
| 4 NC | 27 NC | 50 FLAG |
| 5 DAT 13 | 28 DAT 1 | 51 ECC/CRC |
| 6 DAT 12 | 29 DAT 0 | 52 NC |
| 7 DAT 11 | 30 CALCEN | 53 GND |
| 8 NC | 31 NC | 54 DMARG |
| 9 NC | 32 RESET | 55 NC |
| 10 NC | 33 NC | 56 8/16 |
| 11 NC | 34 WRITE | 57 TXDAT |
| 12 DAT 10 | 35 VCC | 58 TXCLK |
| 13 DAT 9 | 36 EDEN | 59 NC |
| 14 DAT 8 | 37 GND | 60 NC |
| 15 NC | 38 NC | 61 NC |
| 16 DAT 7 | 39 RSELT | 62 NC |
| 17 SYNC | 40 CS | 63 INCLK |
| 18 DAT 6 | 41 READ | 64 RXI/TXI |
| 19 GND | 42 NC | 65 CALC/SHIFT |
| 20 NC | 43 NC | 66 RXDAT |
| 21 DAT 5 | 44 NC | 67 NC |
| 22 DAT 4 | 45 NC | 68 DAT 15 |
| 23 DAT 3 | 46 RSELT | |




Figure 1. 74LS1802 Serializer/Deserializer Block Diagram

BD006515

Bit Stream Manager

74LS1802

PIN DESCRIPTION

| | | | PIN NO. | IDENTIFIER | DESCRIPTION | |
|----|-----------------|----|-----------------|------------|-----------------|---|
| 1 | DATA 14 | 48 | V _{BB} | 27 | NC | Not connected. |
| 2 | GND | 47 | DATA 15 | 28 | RSEL0, RSEL1 | Register SELECT—inputs that designate which input register (Control Register, Transmit Hold Register or ECC Polynomial Register) is to be written into. |
| 3 | NC | 46 | RXDAT | 29 | CS | Chip Select—when active low, this input enables READ and WRITE lines for data transactions. |
| 4 | DATA 13 | 45 | CALC/SHIFT | 30 | READ | When active low, this input enables data transfer from the Receive Hold Register onto the Data Bus. |
| 5 | DATA 12 | 44 | RXI/TXI | 31 | NC | Not connected. |
| 6 | DATA 11 | 43 | INCLK | 33 | ZEROS | When active low, this output indicates that both bits under comparison are in 0 state and vice versa. |
| 7 | DATA 10 | 42 | TXCLK | 34 | DATERR | DATa ERRor—when active low, this output indicates that an ECC/CRC error has been detected. |
| 8 | DATA 9 | 41 | TXDAT | 35 | EQUAL | When active low, this output indicates that both bits in the bit comparator are in the same state. |
| 9 | DATA 8 | 40 | 8/16 | 36 | FLAG | An active low output pulse generated every 8- or 16-bits; FLAG indicates that data is available in receive mode or is requested in transmit mode. |
| 10 | DATA 7 | 39 | DMARQ | 37 | ECC/CRC | When this input is low, the 32-bit ECC circuit is selected; when high, the 16-bit CRC circuit is selected. |
| 11 | SYNC | 38 | GND | 38 | GND | Ground. |
| 12 | DATA 6 | 37 | ECC/CRC | 39 | DMARQ | DMA ReQuest—when active low, this output indicates that data is available either in receive mode or is requested in transmit mode. (See control register description.) |
| 13 | GND | 36 | FLAG | 40 | 8/16 | When low, this input designates 16-bit operation; when high, 8-bit operation is selected. |
| 14 | DATA 5 | 35 | EQUAL | 41 | TXDAT | Transmit Data—NRZ transmit data. |
| 15 | DATA 4 | 34 | DATERR | 42 | TXCLK | Output clock with frequency equal to receive and transmit data. |
| 16 | DATA 3 | 33 | ZEROS | 43 | INCLK | Input clock with frequency equal to receive and transmit data. |
| 17 | DATA 2 | 32 | RSEL1 | 44 | RXI/TXI | When low, this input designates transmit mode; when high, receive mode is selected. |
| 18 | NC | 31 | NC | 45 | CALC/SHIFT | When low, this input causes the error detection circuit to generate the syndrome bytes. At the end of a data or ID field, CALC/SHIFT is forced high to shift out check bits (transmit mode), or compare these bits with received check bits (receive mode). |
| 19 | DATA 1 | 30 | READ | 46 | RXDAT | Receive data—NRZ receive data. |
| 20 | DATA 0 | 29 | CS | 48 | V _{BB} | Supply voltage for internal circuits. |
| 21 | CALCEN | 28 | RSEL0 | | | |
| 22 | RESET | 27 | NC | | | |
| 23 | WRITE | 26 | GND | | | |
| 24 | V _{CC} | 25 | EQEN | | | |

Bit Stream Manager

74LS1802

FUNCTIONAL OPERATION

As shown in Figure 1, data I/O is facilitated by either an 8- or 16-bit bus. A high at 8/T₆ input puts the 74LS1802 into an 8-bit mode; when low, a 16-bit mode is indicated. Incoming data on the bus takes one of three forms: transmit data to be serialized, ECC polynomial specification data, or control register information. The 74LS1802 is informed of the type of input data through the RSEL₀ and RSEL₁ inputs, and as shown in Table 1, data is placed in one of three registers:

Table 1. Input Data Register Designations

| RSEL ₀ | RSEL ₁ | REGISTER NAME |
|-------------------|-------------------|---------------|
| L | H | Cont Reg |
| H | L | Xmit Hold Reg |
| H | H | ECC Polyn Reg |

Control Register

The Control Register shown in the accompanying diagram is a 5-bit register which can be programmed to implement the following modes/functions.

| MSB | | | | | LSB |
|-------|-------|-------|-------|-------|-----|
| Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |

Where,

- Bit 0 = LEDGE/TEDGE
- Bit 1 = ECC PRESET
- Bit 2 = CRC PRESET
- Bit 3 = EQUAL/LATCH
- Bit 4 = CRC16/CRC-CCITT

Bit 0 (LEDDGE/TEDGE)

The falling edge of DMARQ indicates to an external DMA device to perform a Read or a Write. If the LEDGE/TEDGE bit is set to 0, DMARQ is terminated by the rising edge of READ or WRITE; when this bit is set to 1, DMARQ is terminated by the falling edge of READ or WRITE.

Bit 1 (ECC PRESET)

The ECC shift register must be preset to either all 0's or all 1's to be compatible with existing systems. When the ECC PRESET bit is set to 0, the ECC shift register is preset to 1's. When set to 1, the shift register is set to 0's.

Bit 2 (CRC PRESET)

To be compatible with existing systems, the CRC shift register must be preset to either all 0's or all 1's. For example, IBM 3740 and SYSTEM 34 compatible floppy disks require that the CRC shift register be preset to 1's, while Intel ISIS compatible disks require that this register be set to 0's. When the CRC PRESET bit is set to 0, the CRC shift register is preset to 1's; when set to 1, this register is set to 0's.

Bit 3 (EQUAL/LATCH)

The EQUAL output indicates the status of an internal bit-comparator. When the EQUAL/LATCH bit is set to 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When set to 1, EQUAL is latched on the first mismatch between receive and transmit data - this condition is cleared (i.e., EQUAL is returned to a high state) when SYNC goes high.

Bit 4 (CRC16/CCITT)

When set to 0, the CRC circuit selects the standard CRC-16 polynomial ($X^{16} + X^{15} + X^2 + 1$); when set to 1, the standard CRC-CCITT polynomial ($X^{16} + X^{12} + X^5 + 1$) is selected.

Transmit Hold Register

The main function of the Transmit Hold Register is to hold a byte/word in reserve, ready for transmission.

Before data is transmitted, it is loaded into the Transmit Hold Register. SYNC is externally activated to start the transmit process. This in turn activates FLAG, and DMARQ. Generation of FLAG and DMARQ indicates that the contents of the Transmit Hold Register have been loaded into the Data Shift Register. Hence, the next byte/word of data should be loaded into the Transmit-Hold Register.

ECC POLYNOMIAL REGISTER

This register is composed of 32 bits, each bit representing an X-term. It is selected by writing a one to the appropriate bit. An ECC polynomial is loaded by writing four consecutive bytes (least significant byte first) into the register. Thus the polynomial $X^{32} + X^{23} + X^{21} + X^{11} + X^8 + X^2 + 1$ would be programmed as follows:

| BYTE NO. | DATA | | | | | | | | | |
|----------|------|----|----|----|----|-----|----|----|---|--|
| | MSB | | | | | LSB | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | X | |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | X | |
| 2 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | |
| 3 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

X = Don't care

The following would appear in the register as:

$$\begin{matrix}
 X^{32} & & & & X^{23} & X^{21} \\
 1 & 00000000 & 10100000 & & & \\
 & & X^{11} & X^8 & & X^2 & X^0 \\
 & 00001001 & 00000101 & & & &
 \end{matrix}$$

with X⁰ and X³² set to 1 by default.

ADDRESS MARK OR HEADER COMPARISONS

A bit comparator in the 74LS1802 compares one bit of received data with one bit of transmitted data; two status lines, EQUAL

and ZEROS, reflect the result of the comparison. When active low, EQUAL indicates both bits are in the same state, while ZEROS indicates the status of the bits under comparison. In this mode the chip is operating in a full duplex mode with CRC/ECC being performed on the receive data.

EQUAL can be used to detect a specific address mark or disk header. The expected header to be identified is loaded into the Transmit Hold Register, and RXI/TXI is set low for transmit mode. The SYNC input originates from the 74LS1801 Encoder/Decoder, and when active low, indicates that data following a preamble of 0's may be an address mark (see 74LS1801 Decoding Logic). Thus, EQUAL and ZEROS reflect the actual status of the bit comparator when SYNC is active low; when SYNC is inactive high, EQUAL and ZEROS are held active. Note that SYNC must be reset at the end of a header in preparation for a following read or write.

As specified by the EQUAL/LATCH Bit in the Control Register, the bit comparator operates in one of two modes. When the control bit is 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When the control bit is 1, EQUAL is latched on the first mismatch between received and transmitted data and stays in this mode until SYNC becomes inactive high.

TRANSMITTING DATA

To transmit data, several initializations must take place: RXI/TXI must be held low to indicate a transmit operation, ECC/CRC is set to the appropriate state, and CALC/SHIFT must be held low to put the ECC/CRC circuit into "calculate mode." After the first byte/word of data has been loaded into the Transmit Hold Register, SYNC must be externally activated (low) to begin the transmit process. Activating SYNC forces the FLAG and DMARQ lines to go active, after which the next byte/word of data may be loaded into the device. Thereafter, FLAG and DMARQ will go active every 8 or 16 bits to request more data.

CALCEN may be activated to enable the ECC/CRC circuit before the start of the byte that is to be included in the ECC/CRC calculations. While the last byte of the data or header field is being shifted-out, CALC/SHIFT must be forced high, causing the ECC/CRC check bits to be shifted out after the data. As a result, SYNC must be held active low for at least 32 bits (ECC) or 16 bits (CRC) following the last bit of the data field. Typical timing for a transmit operation is shown in Figure 2.

Bit Stream Manager

74LS1802

RECEIVING DATA

Several conditions must be fulfilled before a receive operation takes place. $\overline{RXI}/\overline{TXI}$ is held high to indicate a receive operation, $\overline{ECC}/\overline{CRC}$ is set to the appropriate state, and $\overline{CALC}/\overline{SHIFT}$ is held low to put the $\overline{ECC}/\overline{CRC}$ circuit into "calculate mode." If the address mark is to be included in $\overline{ECC}/\overline{CRC}$ calculations, \overline{CALCEN} may be activated low at this time. Once these conditions have been fulfilled, receive data can be enabled.



When \overline{SYNC} is activated, a counter circuit sets up either 8- or 16-bits of data and generates active \overline{FLAG} and \overline{DMARQ} outputs to indicate data available in the Receive Hold Register. This continues until \overline{SYNC} becomes high.

While the last byte of data is being received $\overline{CALC}/\overline{SHIFT}$ must be forced high to put the $\overline{ECC}/\overline{CRC}$ circuit into "checkmode" at the beginning of the next byte. At this time, check bits on receive data are compared to check bits appended to the end of the data field; if

the two groups of bits do not match, \overline{DATERR} is activated. \overline{DATERR} is latched internally and is cleared when \overline{SYNC} goes inactive.

Note that \overline{SYNC} must be held active until all check bits (32 for ECC, 16 for CRC) have been compared. The result of the bit comparison is held in the Receive Hold Register. If no error occurred, the Receive Hold Register will be set to 0's, otherwise these bytes are used in the correction process.


Typical timing for a header comparison (with CRC) is shown in Figure 3.




Bit Stream Manager

74LS1802

READ CYCLE TIMING




WRITE CYCLE TIMING




Bit Stream Manager

74LS1802

CLOCK CYCLE TIMING




OTHER TIMING



Bit Stream Manager

74LS1802


TRANSMIT, CRC/ECC CALCULATE AND SHIFT TIMING



Bit Stream Manager

74LS1802

RECEIVE, ECC/CRC CALCULATE AND RECEIVE TIMING



Bit Stream Manager

74LS1802

ABSOLUTE MAXIMUM RATINGS

| PIN | DESCRIPTION | RATING | UNIT |
|-----------------|------------------|--------|------|
| V _{CC} | Supply voltage | + 7.0 | V |
| All other | Logic input pins | 5.5 | V |

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5V ±5%

| PARAMETER | TEST CONDITIONS | LIMITS | | | UNIT | COMMENTS |
|-----------------|---|--------|-----|------|------|----------|
| | | Min | Typ | Max | | |
| V _{CD} | Input clamp diode voltage I _{IN} = 18mA | | | -1.5 | V | |
| V _{TH} | Input threshold voltage | 0.8 | | 2.0 | V | |
| I _{IL} | Input low current V _{IN} = 0.4V | | | -20 | μA | |
| I _{IH} | Input high current V _{IN} = 2.7V | | | 20 | μA | |
| I _I | Max input high current V _{IN} = 5.5V | | | 100 | μA | |
| V _{OL} | Output low voltage I _{OH} = 8mA | | | 0.5 | V | |
| V _{OH} | Output high voltage I _{OL} = -400μA | 2.7 | | | V | |
| I _{OS} | Output short circuit current V _{OUT} = 0V | -15 | | -100 | mA | |
| I _{CC} | Power supply current (buffers) | | | 75 | mA | |
| I _{BB} | Power supply current (gates) | | | 260 | mA | |

Bit Stream Manager

74LS1802

AC ELECTRICAL CHARACTERISTICS (all time in nanoseconds)

| PARAMETER | DESCRIPTION | LIMITS | | |
|-------------------|---|--------|-----------------------|-----|
| | | Min | Typ | Max |
| t _{PWH} | INCLK High time | 50 | | |
| t _{PWL} | INCLK Low time | 50 | | |
| t _{TPWH} | TXCLK High time | 50 | | |
| t _{TPWL} | TXCLK Low time | 50 | | |
| t _{PWE} | EQUAL, ZEROS High time | | t _{PW} | |
| t _W | FLAG Low time | | 98 | |
| t _{RW} | RESET Low time | | 50 | |
| t _{WPW} | WR Pulse width | | 50 | |
| t _{RPW} | RD Pulse width | | 100 | |
| t _{PW} | INCLK Cycle time | 100 | | |
| t _{CSS} | CS set-up to ↓WR and ↓RD | 0 | | |
| t _{ASS} | RSEL0, RSEL1 8/T6 set-up to ↓RD and ↓WR | | 35 | |
| t _{SETS} | RESET set-up to ↓RD, ↓WR | | 52 | |
| t _{DTS} | DAT0 - DAT15 set-up to ↑WR | | 35 | |
| t _{SYS} | SYNC set-up to ↑INCLK | | 1/2 t _{PW} | |
| t _{CAS} | RX/TX, ECC/CRC, CALC/SHIFT, CALCEN, EQEN set-up to ↑INCLK | | t _{PW} | |
| t _{FD} | ↑INCLK to ↓FLAG delay | | 2 | |
| t _{DS} | RXDAT VALID TO ↑INCLK | | 1/2 t _{PW} | |
| t _{RDD1} | ↓RD to ↑DMARQ | | 86 | |
| t _{RDD2} | ↑RD to ↑DMARQ | | 81 | |
| t _{SFD1} | ↑INCLK to ↓FLAG | | t _{PW} + 2 | |
| t _{ED} | ↑INCLK to ↑EQUAL, ZEROS delay | | t _{PW} + 91 | |
| t _{TD1} | ↑INCLK to ↓TXCLK | | 46 | |
| t _{TD2} | ↓INCLK to ↑TXCLK | | 33 | |
| t _{RSH} | ↑RD, ↑WR to CS hold | 0 | | |
| t _{CSH} | ↑RD, ↑WR to RSEL0, RSEL1, 8/T6 hold | | 19 | |
| t _{DTH} | ↑WR to DAT0 - DAT15 hold | | 150 | |
| t _{FWH} | ↓FLAG to ↓WR | 0 | | |
| t _{CAH} | ↓FLAG to CALC/SHIFT, EQUEN, CALCEN, ECC/CRC, RX/TX hold | 0 | | |
| t _{DAD} | ↓RD to DAT0 - DAT15 valid | | 59 | |
| t _{IRD} | ↑INCLK to ↓DATERR | | 7 | |
| t _{TVD} | ↑INCLK to TXDAT valid | | 49 | |
| t _{ODD} | ↑RD to DAT0 - DAT15 changing | | 50 | |
| t _{ERRD} | ↑SYNC to ↑DATERR | | 44 | |
| t _{DH} | ↑INCLK to RXDAT hold | | 1/2 t _{PW} | |
| t _{FRH} | ↓FLAG to ↓RD | 0 | | |
| t _{SYH} | ↓FLAG to SYNC hold | 0 | | |
| t _{SD} | ↑SYNC to ↓EQUAL | | 76 | |
| t _{FDD} | ↓FLAG to ↓DMARQ delay | | 12 | |
| t _{WDD1} | ↓WR to ↑DMARQ delay | | 86 | |
| t _{WDD2} | ↑WR to ↑DMARQ delay | | 81 | |
| t _{SFD2} | ↑INCLK to ↓FLAG | | 9 t _{PW} + 2 | |

NOTE:

All tabular entries are taken directly from simulation. No values are tested or guaranteed.