Signetics

74LS1802 Bit Stream Manager

Serializer/Deserializer Product Specification


Logic Products

DESCRIPTION


The 74LS1802 Serializer/Deserializer (Figure 1) incorporates speed, flexibility, and proven ISL technology into a general-purpose device that performs many of the functions necessary for the implementation of a disk or communications controller. On-chip serializing/deserializing, programmable ECC and CRC operation, and bit comparison logic (useful for address-mark or header comparisons) make for a truly versatile device. A selectable 8- or 16-bit data bus and associated control lines allow for a DMA interface which requires little external hardware - a minimum system may be easily built with a microcontroller, a DMA controller, a RAM buffer, disk control lines and interface logic.

FEATURES

- Data rates up to 10MHz
- Selectable CRC-16 or CRC-CCITT polynomials
- Full Duplex operation with CRC/ ECC on receive data
- Programmable ECC polynomial register
- Programmable control register
- On-chip bit comparator
- 8- or 16-bit selectable data bus
- 48-pin DIP



PIN CONFIGURATION



74LS1802

PIN DESCRIPTION

				PIN NO.	IDENTIFIER	DESCRIPTION
	DAT 14 [4	48 V ₈₈	27	NC	Not connected.
	GND [NC [DAT 13 [DAT 12 [3 4 5 5	47 DATTS 46 RXDAT 46 CALC/SHIFT 48 RXI/TXI	28 32	RSELO, RSELT	Register SELect — inputs that designate which input register (Control Register, Transmit Hold Register or ECC Polynomial Register) is to be written into.
	OAT 11 [DAT 10 [DAT 9 [DAT 8 [7 8	43) INCLK 42) TXCLK 41) TXDAT 40) 8-76	29	CS	Chip Select - when active low, this input enables READ and WRITE lines for data transactions.
	DAT 7 [SYNC [DAT 6 [III III	39 DMARQ 38 GND 37 ECC/CRC	30	READ	When active low, this input enables data transfer from the Receive Hold Register onto the Data Bus.
	GNO [13 14 18 18 18 18 18 18 18 18 18 18 18 18 18	36 FLAG	31	NC	Not connected.
	DAT 5 [DAT 4 [DAT 3 [101	35) EQUAL 34) DATERR 33) ZEROS	33	ZEROS	When active low, this output indicates that both bits under comparison are in 0 state and vice versa.
	DAT 2 [NC [DAT 1 [19	32 RSEL1 31 NC 30 READ 29 CS	34	DATERR	DATa ERRor - when active low, this output indicates that an ECC/CRC error has been detected.
	CALCEN () RESET () WRITE ()	<u>n</u>	28 RSELO 27 NC 26 GND	35	EQUAL	When active low, this output indicates that both bits in the bit comparator are in the same state.
	Vec (i	24	25) EOEN CD0003008	36	FLAG	An active low output pulse generated every 8- or 16-bits; FLAG indicates that data is available in receive mode or is requested in transmit mode.
PIN NO. 1, 4–10	IDENTIFIER DATO - DAT15	DATa Bus —	DESCRIPTION bidirectional, tri-state lines that	37	ECC/CRC	When this input is low, the 32-bit ECC circuit is selected; when high, the 16-bit CRC circuit is selected.
12, 14–17 19–20, 47			serialized/deserialized data, ECC polynomial information.	38	GND	Ground.
2	GND	Ground.		39	DMARQ	DMA ReQuest - when active low, this output
3 11	NC SYNC		zation Input - active low;			indicates that data is available either in receive mode or is requested in transmit mode. (See control register description.)
			the 74LS1801 in the receive enerated externally for transmit	40	8/16	When low, this input designates 16-bit operation; when high, 8-bit operation is selected.
13	GND	Ground.		41	TXDAT	Transmit Data - NRZ transmit data.
18	NC	Not connecte		42	TXCLK	Output clock with frequency equal to receive
21	CALCEN	input enables	Nable - when active low, this the error detection circuit to npare CRC check bits for data	43	INCLK	and transmit data. Input clock with frequency equal to receive and transmit data.
22	RESET		low, this input clears the Data r and the DMARQ output.	44	RXI/TXI	When low, this input designates transmit mode; when high, receive mode is selected.
23	WRITE	the Data B	low, this input latches data on us into the Transmit Hold Control Register, or the ECC egister.	45	CALC/SHIFT	When low, this input causes the error detection circuit to generate the syndrome bytes. At the end of a data or ID field, CALC/SHIFT is forced high to shift out check bits (transmit mode), or compare
24	V _{CC}	Supply voltag	ge.			these bits with received check bits (receive
25	EQEN		e – when active low, this input EQUAL output.	46	FIXTAT	mode). Receive data – NRZ receive data.
26	GND	Ground.		48	V _{BB}	Supply voltage for internal circuits.

74LS1802

FUNCTIONAL OPERATION

As shown in Figure 1, data I/O is facilitated by either an 8- or 16-bit bus. A high at 8/16 input puts the 74LS1802 into an 8-bit mode; when low, a 16-bit mode is indicated. Incoming data on the bus takes one of three forms: transmit data to be serialized, ECC polynomial specification data, or control register information. The 74LS1802 is informed of the type of input data through the RSEL0 and RSEL1 inputs, and as shown in Table 1, data is placed in one of three registers:

Table 1. Input Data Register Designations

RSELO	RSEL1	REGISTER NAME
L	н	Cont Reg
Н	L	Xmit Hold Reg
Н	н	ECC Polyn Reg

Control Register

The Control Register shown in the accompanying diagram is a 5-bit register which can be programmed to implement the following modes/functions.

	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
--	-------	-------	-------	-------	-------

Where.

Bit 0 = LEDGE/TEDGE
Bit 1 = ECC PRESET
Bit 2 = CRC PRESET
Bit 3 = EQUAL/LATCH

= CRC16/CRC-CCITT

Bit 4 = C

The falling edge of DMARQ indicates to an external DMA device to perform a Read or a Write. If the LEDGE/TEDGE bit is set to 0, DMARQ is terminated by the rising edge of READ or WRITE; when this bit is set to 1, DMARQ is terminated by the falling edge of READ or WRITE.

Bit 1 (ECC PRESET)

The ECC shift register must be preset to either all 0's or all 1's to be compatible with existing systems. When the ECC PRESET bit is set to 0, the ECC shift register is preset to 1's. When set to 1, the shift register is set to 0's.

Bit 2 (CRC PRESET)

To be compatible with existing systems, the CRC shift register must be preset to either all 0's or all 1's. For example, IBM 3740 and SYSTEM 34 compatible floppy disks require that the CRC shift register be preset to 1's, while Intel ISIS compatible disks require that this register be set to 0's. When the CRC PRESET bit is set to 0, the CRC shift register is preset to 1's; when set to 1, this register is set to 0's.

Bit 3 (EQUAL/LATCH)

The EQUAL output indicates the status of an internal bit-comparator. When the EQUAL/LATCH bit is set to 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When set to 1, EQUAL is latched on the first miscompare between receive and transmit data – this condition is cleared (i.e., EQUAL is returned to a high state) when SYNC goes high.

Bit 4 (CRC16/CCITT)

When set to 0, the CRC circuit selects the standard CRC-16 polynomial ($X^{16} + X^{15} + X^2 + 1$); when set to 1, the standard CRC-CCITT polynomial ($X^{16} + X^{12} + X^5 + 1$) is selected.

Transmit Hold Register

The main function of the Transmit Hold Register is to hold a byte/word in reserve, ready for transmission.

Before data is transmitted, it is loaded into the Transmit Hold Register. SYNC is externally activated to start the transmit process. This in turn activates FLAG, and DMARQ. Generation of FLAG and DMARQ indicates that the contents of the Transmit Hold Register have been loaded into the Data Shift Register. Hence, the next byte/word of data should be loaded into the Transmit-Hold Register.

ECC POLYNOMIAL REGISTER

This register is composed of 32 bits, each bit representing an X-term. It is selected by writing a one to the appropriate bit. An ECC polynomial is loaded by writing four consecutive bytes (least significant byte first) into the register. Thus the polynomial $X^{32} + X^{23} + X^{21} + X^{11} + X^{$

DV75 NO	DATA								
BYTE NO.	MS	В					ı	.SB	
	D7							D0	
1	0	0	0	0	0	1	0	Х	
2	0	0	0	0	1	0	0	1	
3	1	0	1	0	0	0	0	0	
4	0	0	0	0	0	0	0	0	

X = Don't care

The following would appear in the register

ADDRESS MARK OR HEADER COMPARISONS

A bit comparator in the 74LS1802 compares one bit of received data with one bit of transmitted data; two status lines, EQUAL and ZEROS, reflect the result of the comparison. When active low, EQUAL indicates both bits are in the same state, while ZEROS indicates the status of the bits under comparison. In this mode the chip is operating in a full duplex mode with CRC/ECC being performed on the receive data.

EQUAL can be used to detect a specific address mark or disk header. The expected header to be identified is loaded into the Transmit Hold Register, and RXI/TXI is set low for transmit mode. The SYNC input originates from the 74LS1801 Encoder/Decoder, and when active low, indicates that data following a preamble of 0's may be an address mark (see 74LS1801 Decoding Logic). Thus, EQUAL and ZEROS reflect the actual status of the bit comparator when SYNC is active low; when SYNC is inactive high, EQUAL and ZEROS are held active. Note that SYNC must be reset at the end of a header in preparation for a following read or write

As specified by the EQUAL/LATCH Bit in the Control Register, the bit comparator operates in one of two modes. When the control bit is 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When the control bit is 1, EQUAL is latched on the first miscompare between received and transmitted data and stays in this mode until SYNC becomes inactive high.

TRANSMITTING DATA

To transmit data, several initializations must take place: RXI/TXI must be held low to indicate a transmit operation, ECC/CRC isset to the appropriate state, and CALC/SHIFT must be held low to put the ECC/CRC circuit into "calculate mode." After the first byte/word of data has been loaded into the Transmit Hold Register, SYNC must be externally activated (low) to begin the transmit process. Activating SYNC forces the FLAG and DMARQ lines to go active, after which the next byte/word of data may be loaded into the device. Thereafter, FLAG and DMARQ will go active every 8 or 16 bits to request more data.

CALCEN may be activated to enable the ECC/CRC circuit before the start of the byte that is to be included in the ECC/CRC calculations. While the last byte of the data or header field is being shifted-out, CALC/SHIFT must be forced high, causing the ECC/CRC check bits to be shifted out after the data. As a result, SYNC must be held active low for at least 32 bits (ECC) or 16 bits (CRC) following the last bit of the data field. Typical timing for a transmit operation is shown in Figure 2.

74LS1802

RECEIVING DATA

Several conditions must be fulfilled before a receive operation takes place. RXI/TXI is held high to indicate a receive operation, ECC/CRC is set to the appropriate state, and CALC/SHIFT is held low to put the ECC/CRC circuit into "calculate mode." If the address mark is to be included in ECC/CRC calculations, CALCEN may be activated low at this time. Once these conditions have been fulfilled, receive data can be enabled.


When SYNC is activated, a counter circuit sets up either 8- or 16-bits of data and generates active FLAG and DMARQ outputs to indicate data available in the Receive Hold Register. This continues until SYNC becomes high.


While the last byte of data is being received CALC/SHIFT must be forced high to put the ECC/CRC circuit into "checkmode" at the beginning of the next byte. At this time, check bits on receive data are compared to check bits appended to the end of the data field; if

the two groups of bits do not match, DATERR is activated. DATERR is latched internally and is cleared when SYNC goes inactive.

Note that SYNC must be held active until all check bits (32 for ECC, 16 for CRC) have been compared. The result of the bit comparison is held in the Receive Hold Register. If no error occurred, the Receive Hold Register will be set to 0's, otherwise these bytes are used in the correction process.

Typical timing for a header comparison (with CRC) is shown in Figure 3.







August 13, 1985 7-29

74LS1802

READ CYCLE TIMING



WRITE CYCLE TIMING




7


Bit Stream Manager

74LS1802

CLOCK CYCLE TIMING




OTHER TIMING



August 13, 1985 7-31

74LS1802

TRANSMIT, CRC/ECC CALCULATE AND SHIFT TIMING




7

Bit Stream Manager

74LS1802

RECEIVE, ECC/CRC CALCULATE AND RECEIVE TIMING



74LS1802

ABSOLUTE MAXIMUM RATINGS

PIN	DESCRIPTION	RATING	UNIT
Vcc	Supply voltage	+7.0	٧
All other	Logic input pins	5.5	٧

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$

PARAMETER		TEST COMPLETIONS	LIMITS				
		TEST CONDITIONS	Min	Тур	Max	UNIT	COMMENTS
V _{CD}	Input clamp diode voltage	I _{IN} = 18mA			-1.5	v	
V _{TH}	Input threshold voltage		0.8		2.0	V	
lıL	Input low current	V _{IN} = 0.4V			-20	μΑ	
IIH	Input high current	V _{IN} = 2.7V			20	μΑ	
l _l	Max input high current	V _{IN} = 5.5V			100	μΑ	
V _{OL}	Output low voltage	I _{OH} = 8mA			0.5	V	
V _{OH}	Output high voltage	I _{OL} = -400μA	2.7			v	
los	Output short circuit current	V _{OUT} = 0V	~15		-100	mA	
Icc	Power supply current (buffers)				75	mA	
IBB	Power supply current (gates)				260	mA	

74LS1802

AC ELECTRICAL CHARACTERISTICS (all time in nanoseconds)

		LIMITS			
PARAMETER	DESCRIPTION	Min	Тур	Max	
tpwH	INCLK High time	50			
tpwL	INCLK Low time	50			
t _{tpwH}	TXCLK High time	50			
t _{tpwL}	TXCLK Low time	50			
tewe	EQUAL, ZEROS High time		tpw		
f _W	FLAG Low time		98		
t _{RW}	RESET Low time		50		
twew	WR Pulse width		50		
t _{RPW}	RD Pulse width		100		
tpw	INCLK Cycle time	100	.55		
tcss	CS set-up to ↓WR and ↓RD	0			
	RSELO. RSEL1 8/16 set-up to ↓RD and ↓WR	Ü	35		
t _{ASS}	RESET set-up to \sqrt{RD} , \sqrt{WR}		52		
t _{SETS}	DATO - DAT15 set-up to TWR		35		
t _{DTS}	SYNC set-up to TINCLK				
tsys			1/2 tp₩		
tCAS	RX/TX, ECC/CRC, CALC/SHIFT, CALCEN, EQEN set-up to		tpw		
	TINCLK				
¹ FD	TINCLK to ↓FLAG delay		2		
t _{DS}	RXDAT VALID TO TINCLK		1/2 t _{PW}		
t _{RDD1}	↓RD to ↑DMARQ		86		
t _{RDD2}	TRD to TOMARQ		81		
t _{SFD1}	TINCLK to ↓FLAG		t _{PW} + 2		
t _{ED}	TINCLK to TEQUAL, ZEROS delay		t _{PW} + 91		
t _{TD1}	TINCLK to ↓TXCLK		46		
t _{TD2}	VINCLK to ↑TXCLK		33		
t _{RSH}	ÎRD, ÎWR to CS hold	0	1		
t _{CSH}	TRD, TWR to RSELO, RSEL1, 8/16 hold		19		
t _{DTH}	TWR to DAT0 - DAT15 hold		150		
tewn	↓FLAG to ↓WR	0			
t _{CAH}	FLAG to CALC/SHIFT, EQUEN, CALCEN, ECC/CRC, RX/TX hold	0			
t _{DAD}	RD to DAT0 - DAT15 valid		59		
t _{IRD}	↑INCLK to ↓DATERR		7		
t _{TVD}	TINCLK to TXDAT valid		49		
topp	RD to DATO - DAT15 changing		50		
terro	SYNC to TDATERR		44		
	TINCLK to RXDAT hold		1/2 tpw		
t _{DH}	↓FLAG to ↓RD	0	/2 tpW		
t _{FRH}	↓FLAG to \$YNC hold	0			
t _{SYH}	TSYNC to VEQUAL	9	76		
t _{SD}			12		
t _{FDD}	↓FLAG to ↓DMARQ delay		1 '		
twop1	₩R to DMARQ delay		86		
twDD2	↑WR to ↑DMARQ delay		81		
t _{SFD2}	TINCLK to ↓FLAG		9 t _{PW} +2		

NOTE

All tabular entries are taken directly from simulation. No values are tested or guaranteed.