

FEATURES

- 3.3V and 5V power supply options
- 250ps propagation delay
- Very high voltage gain vs. standard EL16 or EL16V
- Ideal for Pulse Amplifier and Limiting Amplifier applications
- Data synchronous Enable/Disable ($\overline{EN}$) on QHG and $\overline{QHG}$ provides for complete glitchless gating of the outputs
- Ideal for gating timing signals
- Complete solution for high quality, high frequency crystal oscillator applications
- Internal 75K Ohm input pull-down resistors
- ESD protection of 2000V
- Available in both 8 and 16-pin SOIC; 8 and 10-pin TSSOP and in DIE form

PIN NAMES

Pin	Function
D	Data Inputs
Q	Data Outputs
QHG	Data Outputs w/High Gain
VBB	Reference Voltage Output
$\overline{EN}$	Enable Input

TRUTH TABLE

$\overline{EN}$	QHG Output
0	Data
1	Logic Low

DESCRIPTION

The SY10/100EL16VA-VF are differential receivers. The devices are equivalent to SY10/100EL16 or SY10/100EL16V with enhanced capabilities. The QHG/ $\overline{QHG}$ outputs have a DC gain several times larger than the DC gain of the Q output.

The SY10/100EL16VA have an identical pinout to the SY10/100EL16 or SY10/100EL16V. It provides a VBB output for either single-ended application or as a DC bias for AC coupling to the device.

The SY10/100EL16VB are very similar to the SY10/100EL16VA. The $\overline{Q}$ output is provided for feedback purposes.


The SY10/100EL16VC provides an $\overline{EN}$ input which is synchronized with the data input (D) signal in a way that provides glitchless gating of the QHG and $\overline{QHG}$ outputs. When the $\overline{EN}$ signal is LOW, the input is passed to the outputs and the data output equals the data input. When the data input is HIGH and the $\overline{EN}$ goes HIGH, it will force the QHG LOW and the $\overline{QHG}$ HIGH on the next negative transition of the data input. If the data input is LOW when the $\overline{EN}$ goes HIGH, the next data transition to a HIGH is ignored and QHG remains LOW and $\overline{QHG}$ remains HIGH. The next positive transition of the data input is not passed on to the data outputs under these conditions. The QHG and $\overline{QHG}$ outputs remain in their disabled state as long as the $\overline{EN}$ input is held HIGH. The $\overline{EN}$ input has no influence on the $\overline{Q}$ output and the data input is passed on (inverted) to this output whether $\overline{EN}$ is HIGH or LOW. This configuration is ideal for crystal oscillator applications, where the oscillator can be free running and gated on and off synchronously without adding extra counts to the output.

The SY10/100EL16VD provides the flexibility of all the combinations in DIE form, in 16-pin 150mil SOIC package or in 10-pin TSSOP package. The 16-pin SOIC and 10-pin TSSOP packages are ideal for prototyping DIE applications.


The SY10/100EL16VE are similar to the SY10/100EL16VB where the Q, $\overline{Q}$ output is made available differently. In this package option, VBB is no longer provided.

The SY10/100EL16VF are similar to the SY10/100EL16VC, offering the D, $\overline{D}$ inputs rather than the VBB output.


PIN CONFIGURATION/BLOCK DIAGRAM




SY10/100EL16VA
5V/3.3V Differential Receiver w/High Gain
(Available in 8-pin SOIC or 8-pin TSSOP)




SY10/100EL16VE
EL16VB w/Differential Q, QB output (no VBB)
(Available in 8-pin SOIC or 8-pin TSSOP)



SY10/100EL16VB
EL16VA w/Extra QB output
(Available in 8-pin SOIC or 8-pin TSSOP)




SY10/100EL16VC
EL16VB w/Enable Input
(Available in 8-pin SOIC or 8-pin TSSOP)




SY10/100EL16VF
EL16VC w/Differential Data Input
(Available in 8-pin SOIC or 8-pin TSSOP)

PIN CONFIGURATION/BLOCK DIAGRAM (Continued)



DIE LAYOUT

All options in DIE form w/Extra Q output and V_{BB} output
Die Size (mils) 39. X 52. X 14.5



SY10/100EL16VDC

**DIE
TOP VIEW**

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min) to V_{EE} (Max), V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{EE}	Power Supply Current	—	—	40	—	—	40	—	—	40	—	—	40	mA
	10EL 100EL	—	—	40	—	—	40	—	—	40	—	—	46	
V _{BB}	Output Reference Voltage	—	—	—	—	—	—	—	—	—	—	—	—	V
	10EL 100EL	-1.43 -1.38	— —	-1.30 -1.26	-1.38 -1.38	— —	-1.27 -1.26	-1.35 -1.38	— —	-1.25 -1.26	-1.31 -1.38	— —	-1.19 -1.26	
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

NOTE:

- Parametric values specified at: 10/100EL16VA-VE Series: -3.0V to -5.5V.

AC ELECTRICAL CHARACTERISTICS⁽⁴⁾


V_{EE} = V_{EE} (Min) to V_{EE} (Max), V_{CC} = GND

Symbol	Parameter	T _A = -40°C			T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t _{PLH} t _{PHL}	Propagation Delay to Q/Q Output	—	—	350	—	—	350	—	—	350	—	—	380	ps
	D (Diff)	—	—	400	—	—	400	—	—	400	—	—	430	
	D (SE)	—	—	400	—	—	400	—	—	400	—	—	430	
	Q _{HG} /Q _{HG} Output	—	—	650	—	—	650	—	—	650	—	—	730	
	D (Diff)	—	—	700	—	—	700	—	—	700	—	—	780	ps
	D (SE)	—	—	700	—	—	700	—	—	700	—	—	780	
t _s	Setup Time	—	150	—	—	150	—	—	150	—	—	150	—	ps
t _H	Hold Time	—	150	—	—	150	—	—	150	—	—	150	—	ps
t _{skew}	Duty Cycle Skew ⁽¹⁾	—	5	—	—	5	20	—	5	20	—	5	20	ps
	(Diff)	—	5	—	—	5	20	—	5	20	—	5	20	
V _{PP}	Minimum Input Swing ⁽²⁾	150	—	—	150	—	—	150	—	—	150	—	—	mV
V _{CMR}	Common Mode Range ⁽³⁾	-1.3	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	V
t _r t _f	Output Q Rise/Fall Time (20% TO 80%)	100	225	350	100	225	350	100	225	350	100	225	350	ps

NOTES:

- Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.
- Minimum input swing for which AC parameters are guaranteed. The device has a DC gain of ≈ 40 to Q/Q outputs and a DC gain of ≈ 200 or higher to Q_{HG}/Q_{HG} outputs.
- The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V. The lower end of the CMR range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR} (min) will be fixed at 3.3V - |V_{CMR} (min)|.
- Parametric values specified at: 10/100EL16VA-VE Series: -3.0V to -5.5V.

TIMING DIAGRAM



PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL16VAZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VAZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VAZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VAZCTR	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VBZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VBZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VBZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VBZCTR	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VCZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VCZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VCZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VCZCTR	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VDZC	Z16-2	Commercial	-3.0 to -5.5
SY10EL16VDZCTR	Z16-2	Commercial	-3.0 to -5.5
SY100EL16VDZC	Z16-2	Commercial	-3.0 to -5.5
SY100EL16VDZCTR	Z16-2	Commercial	-3.0 to -5.5
SY10EL16VEZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VEZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VEZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VEZCTR	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VFZC	Z8-1	Commercial	-3.0 to -5.5
SY10EL16VFZCTR	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VFZC	Z8-1	Commercial	-3.0 to -5.5
SY100EL16VFZCTR	Z8-1	Commercial	-3.0 to -5.5


Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL16VAKCTR	K8-1	Commercial	-3.0 to -5.5
SY100EL16VAKCTR	K8-1	Commercial	-3.0 to -5.5
SY10EL16VBKCTR	K8-1	Commercial	-3.0 to -5.5
SY100EL16VBKCTR	K8-1	Commercial	-3.0 to -5.5
SY10EL16VCKCTR	K8-1	Commercial	-3.0 to -5.5
SY100EL16VCKCTR	K8-1	Commercial	-3.0 to -5.5
SY10EL16VDKCTR	K10-1	Commercial	-3.0 to -5.5
SY100EL16VDKCTR	K10-1	Commercial	-3.0 to -5.5
SY10EL16VEKCTR	K8-1	Commercial	-3.0 to -5.5
SY100EL16VEKCTR	K8-1	Commercial	-3.0 to -5.5
SY10EL16VFKCTR	K8-1	Commercial	-3.0 to -5.5
SY100EL16VFKCTR	K8-1	Commercial	-3.0 to -5.5
SY10EL16VDXC	DIE	Commercial	-3.0 to -5.5
SY100EL16VDXC	DIE	Commercial	-3.0 to -5.5

8 LEAD TSSOP (K8-1)

FILE/REV #: PD0052A01

PD/0052/ASCORP

PAGE 1 OF 1




10 LEAD TSSOP (K10-1)

FILE/REV #: PD056A00

PD/0056/ASCORP

PAGE 1 OF 1



8 LEAD PLASTIC SOIC (Z8-1)

FILE/REV #: PD0032A03

PD/0032/ASCORP



PAGE 1 OF 1

REV.	REVISION DESCRIPTION	DATE
00	NEW OUTLINE DRAWING.	01/20/94
01	CONVERT TO AUTOCAD. REFERENCE AMKOR DWG. NO. 00019	12/14/95
02	REV.05. MAKE (A) SAME AS JEDEC.	
03	ADDED LEAD WIDTH AND PITCH DIMENSIONS. CORRECTED TYPOS.	03/12/97
04	CONVERT DWG TO REL.13 AND ONE PAGE DOCUMENT.	02/20/98

TOP VIEW

END VIEW

BOTTOM VIEW



NOTES:

1. DIMENSIONS ARE IN INCHES[MM].
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.006[0.152] PER SIDE.



3250 SCOTT BOULEVARD
SANTA CLARA, CA 95054
TEL: 408-567-7878
FAX: 408-567-7878

APPROVALS	DATE	APPROVALS	DATE	SIZE	8 LEAD PLASTIC SOIC (.150" WIDE)
ORIGINATOR: ERMIN G. URRUTIA	02/23/98	QUALITY: MARSHALL WILDER		A	PACKAGE OUTLINE
CHK'D: WON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO			
RELEASE DATE:					

DETAIL A

SCALE	REVISION
N/A	03

16 LEAD PLASTIC SOIC .150" WIDE (Z16-2)

REV.	REVISION DESCRIPTION	DATE
00	NEW OUTLINE DRAWING.	01/20/94
01	CONVERT DWG. TO AUTOCAD REL. 12. REFERENCE AMKOR DWG. NO. 00019 REV. 05. MAKE @ SAME AS JEDEC.	02/22/96
02	CONVERT DWG. TO AUTOCAD REL. 13 AND ONE PAGE DOCUMENT.	02/20/98

PD/0038/ASCORP


FILE/REV #: PD0038A02

PAGE 1 OF 1


TOP VIEW

END VIEW

BOTTOM VIEW



- NOTES:
1. DIMENSIONS ARE IN INCHES[MM].
 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, EITHER OF WHICH SHALL NOT EXCEED 0.006[0.15] PER SIDE.



SYNERGY SEMICONDUCTOR		3250 SCOTT BOULEVARD SAN JOSE, CA 95054 TEL: 408-980-0191 FAX: 408-587-7878	
APPROVALS	DATE	APPROVALS	DATE
ORIGINATOR: ERMIN G. URRUTIA	02/23/98	QUALITY: MARSHALL WILDER	
CHK'D: WON CHANG		DOCUMENT CONTROL: BRIAN SANFILIPPO	
RELEASE DATE:		SCALE N/A	
		REVISION 02	

16 LEAD PLASTIC SOIC (.150" WIDE)
PACKAGE OUTLINE

THESE SPECIFICATIONS ARE THE PROPERTY OF SYNERGY SEMICONDUCTOR. NO PART OF THIS DOCUMENT SHALL BE REPRODUCED, COPIED, OR USED AS A BASIS FOR THE MANUFACTURE OR SALE OF APPARATUS WITHOUT WRITTEN PERMISSION.