



Description

The GMCD32100 is a 4 megabyte, DRAM card organized as a 1M×32 bit memory array. It may also be configured as a 2M×16 bit memory array, provided the corresponding DQs on the host system are made common, and memory bank control procedures are implemented.

For the ×16 application, the corresponding DQs and the corresponding CAS pins must be connected together (DQ0 to DQ16, DQ1 to DQ17, and DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). This card has CMOS buffers added to the all inputs to minimize loading caused by the card and ensure compatibility in a wide range of systems. RAS and data input/output remain compatible with TTL. Multiple RAS inputs conserve power by allowing individual bank selection. In the ×32 organization, the memory is a single array that may be divided into four separate bytes. In the ×16 organization, up to two banks, each with two separate bytes, may be independently selected, the others not selected remain in standby mode, drawing minimum power.


Features

- JEIDA, JEDEC and PCMCIA standard 88-pin DRAM card
- Polarized receptacle connector
- Industry standard DRAM functions and timing
- All outputs are fully TTL compatible
- All inputs buffered except RAS inputs
- Multiple RAS inputs for ×16 or ×32 selectability
- FAST PAGE MODE operation
- Fast access time and cycle time (Unit: ns)


	t _{TRAC}	t _{CAC}	t _{RC}	t _{PC}
GMCD32100-60	60	22	110	47
GMCD32100-70	70	27	130	52
GMCD32100-80	80	27	150	57

- Refresh modes: RAS only, CAS before RAS and HIDDEN
- Single +5V±5% power supply
- 1M×32, 2 RAS, 4 CAS organization Low power; Active: 5.1/4.7/4.3W (MAX) Standby: 47.25mW (CMOS level; MAX)
- Refresh cycle: 1024 cycles/16ms
1024 cycles/128ms (L-series)

Pin Configuration



Block Diagram



Pin Description

Pin	Function	Pin	Function
A0 ~ A9	Address Input	PD1 ~ PD5	Presence Detect
DQ0 ~ DQ31	Data Inputs/Outputs	V _{CC}	Power Supply: +5V ± 5%
RAS0, RAS2	Row Address Strobe	V _{SS}	Ground
CAS0 ~ CAS3	Column Address Strobe	NC	No Connection
WE	Read/Write Enable	OE	Output Enable

Presence Detect Pins

Device	Configuration *					Speed		Refresh Control	
	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	
GMCD32100-60	V _{SS}	NC	V _{SS}	V _{SS}	NC	NC	NC	STANDARD	NC
GMCD32100-70	V _{SS}	NC	V _{SS}	V _{SS}	NC	V _{SS}	NC		AUTO
GMCD32100-80	V _{SS}	NC	V _{SS}	V _{SS}	NC	NC	V _{SS}		

*Note: It means that the number of card address is 20, number of RAS and CAS address is each 10, and page depth is 1024.

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
T _A	Ambient Temperature Under Bios	0 ~ 55	°C
T _{STG}	Storage Temperature	- 40 ~ 55	°C
V _{IN} /V _{OUT}	Voltage on any Pin Relative to V _{SS}	- 0.5 ~ 6.5	V
V _{CC}	Power Supply Voltage	- 0.5 ~ 6.0	V
I _{OUT}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	10	W

*Note: Stress greater than above "Absolute Maximum Ratings" may cause permanent damage to the device.

Recommended DC Operating Condition (T_A = 0 ~ 55°C)

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage		4.75	5.0	5.25	V
V _{IH}	Input High Voltage	CAS, WE, Address	0.7*V _{CC}			V
		RAS, DQ	2.4		6.5	V
V _{IL}	Input Low Voltage	CAS, WE, Address			0.3*V _{CC}	V
		RAS, DQ	- 1.0		0.8	V

Symbol	Parameter	Min	Typ	Max	Unit	
V _{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -5mA)	2.4	V _{CC}	V		
V _{OL}	Output Level Output "L" Level Voltage (I _{OUT} = 4.2mA)	0	0.4	V		
I _{CC}	Operating Current Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} = t _{RC} min)	60ns	—	900	mA	1,2
		70ns	—	820		
		80ns	—	740		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (\overline{RAS} , \overline{CAS} = V _{IH})	—	17	mA		
I _{CC3}	\overline{RAS} Only Refresh Current Average Power Supply Current \overline{RAS} Only Mode (\overline{RAS} Cycling, \overline{CAS} = V _{IH} , t _{RC} = t _{RC} min)	60ns	—	900	mA	2
		70ns	—	820		
		80ns	—	740		
I _{CC4}	Fast Page Mode Current Average Power Supply Current Fast Page Mode (\overline{RAS} = V _{IL} , \overline{CAS} , Address Cycling: t _{PC} = t _{PC} min)	60ns	—	900	mA	1,3
		70ns	—	820		
		80ns	—	740		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (\overline{RAS} , \overline{CAS} = V _{CC} -0.2V)	—	9	mA		
I _{CC6}	\overline{CAS} before \overline{RAS} Refresh Current (t _{RC} = t _{RC} min)	60ns	—	900	mA	
		70ns	—	820		
		80ns	—	740		
I _{CC7}	Standby Current \overline{RAS} = V _{IH} \overline{CAS} = V _{IL} D _{OUT} = Enable	—	40	mA	1	
I _{I(L)}	Input Leakage Current Any Input (0V ≤ V _{IN} ≤ 7V) All Other Pins Not Under Test = 0V	-10	10	μA		
I _{O(L)}	Output Leakage Current (D _{OUT} is Disabled, 0V ≤ V _{OUT} ≤ 7V)	-10	10	μA		

Note: 1. I_{CC} depends on output loading condition when the device is selected. I_{CC} (max) is specified at the output open condition.

2. Address can be changed less than three times while \overline{RAS} = V_{IL}
3. Address can be changed once or less while \overline{CAS} = V_{IH}

Capacitance ($V_{CC}=5V \pm 5\%$, $T_A=25^\circ C$, $f=1MHz$)

Symbol	Parameter	Min	Max	Unit	Note
C _{I1}	Input Capacitance (A0~A9)	—	15	pF	1
C _{I2}	Input Capacitance (\overline{WE})	—	15	pF	1
C _{I3}	Input Capacitance ($\overline{RAS0}$, $RAS2$)	—	37	pf	1
C _{I4}	Input Capacitance ($\overline{CAS0} \sim \overline{CAS3}$)	—	15	pF	1,2
C _{DQ}	I/O Capacitance (DQn)	—	15	pF	1,2

Note 1. Capacitance shall be measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable DOUT.

AC Electrical Characteristics ($V_{CC}=5V \pm 5\%$, $T_A=0 \sim 55^\circ C$, Notes 1,14)

The GMCD32100 writes data only in early write cycle ($twcs \geq twcs(min)$).

Delayed write cycle is not available because of I/O common.

Read, Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GMCD32100-60		GMCD32100-70		GMCD32100-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{RC}	Random Read or Write Cycle Time	110	—	130	—	150	—	ns	
t _{RP}	\overline{RAS} Precharge Time	40	—	50	—	60	—	ns	
t _{RAS}	\overline{RAS} Pulse Width	60	10,000	70	10,000	80	10,000	ns	
t _{CAS}	\overline{CAS} Pulse Width	22	10,000	27	10,000	27	10,000	ns	
t _{ASR}	Row Address Set-up Time	7	—	7	—	7	—	ns	
t _{RAH}	Row Address Hold Time	10	—	10	—	10	—	ns	
t _{ASC}	Column Address Set-up Time	7	—	7	—	7	—	ns	
t _{CAH}	Column Address Hold Time	15	—	15	—	15	—	ns	
t _{RCd}	\overline{RAS} to \overline{CAS} Delay Time	20	38	20	43	20	53	ns	8
t _{RD}	\overline{RAS} to Column Address Delay Time	15	23	15	28	17	33	ns	9
t _{RAH}	\overline{RAS} Hold Time	22	—	27	—	27	—	ns	
t _{CSH}	\overline{CAS} Hold Time	60	—	70	—	80	—	ns	
t _{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	17	—	17	—	17	—	ns	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{REF}	Refresh Period	—	16	—	16	—	16	ms	

Read Cycle

Symbol	Parameter	GMCD32100-60		GMCD32100-70		GMCD32100-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{RAC}	Access Time from $\overline{\text{RAS}}$	—	60	—	70	—	80	ns	2,3
t _{CAC}	Access Time from $\overline{\text{CAS}}$	—	22	—	27	—	27	ns	3,4
t _{AA}	Access Time from Column Address	—	37	—	42	—	47	ns	3,5
t _{RCS}	Read Command Set-up Time	0	—	0	—	0	—	ns	
t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$	0	—	0	—	0	—	ns	
t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$	10	—	10	—	10	—	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	37	—	42	—	47	—	ns	
t _{OFF}	Output Buffer Turn-off Time	—	20	—	20	—	20	ns	6

Write Cycle

Symbol	Parameter	GMCD32100-60		GMCD32100-70		GMCD32100-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{WCS}	Write Command Set-up Time	0	—	0	—	0	—	ns	10
t _{WCH}	Write Command Hold Time	15	—	15	—	15	—	ns	
t _{WP}	Write Command Pulse Width	17	—	17	—	17	—	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20	—	20	—	25	—	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	22	—	27	—	27	—	ns	
t _{DS}	Data-in Set-up Time	0	—	0	—	0	—	ns	11
t _{DH}	Data-in Hold Time	15	—	15	—	15	—	ns	11

Refresh Cycle

Symbol	Parameter	GMCD32100-60		GMCD32100-70		GMCD32100-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{CSR}	$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Time from $\overline{\text{RAS}}$ Refresh Cycle)	17	—	17	—	17	—	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	10	—	ns	
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Symbol	Parameter	GMCD32100-60		GMCD32100-70		GMCD32100-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
t _{PC}	Fast-Page Mode Cycle Time	47	—	52	—	57	—	ns	
t _{CP}	Fast Page Mode $\overline{\text{CAS}}$ Recharge Time	10	—	10	—	10	—	ns	
t _{RASC}	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	—	100,000	—	100,000	—	100,000	ns	12
t _{ACP}	Access Time from $\overline{\text{CAS}}$ Precharge	—	42	—	47	—	52	ns	13
t _{RHCP}	$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	42	—	47	—	52	—	ns	

Notes:

- AC measurements assume $t_T = 5\text{ns}$.
- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- Measured with a load circuit equivalent to 2TTL loads and 100pF.
- Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$.
- Assumes that $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$ and $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$.
- $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- $V_{\text{IH}}(\text{min})$ and $V_{\text{IL}}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Operation with the $t_{\text{RCD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RCD}}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation with the $t_{\text{RAD}}(\text{max})$ limit insures that $t_{\text{RAC}}(\text{max})$ can be met, $t_{\text{RAD}}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
- t_{WCS} is not restrictive operating parameters. If is included in the data sheet as electrical characteristics only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles.
- t_{RASC} is defines $\overline{\text{RAS}}$ pulse width in Fast Page Mode cycles.
- Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
- An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ only refresh). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles are required.

TIMING WAVEFORMS






FIGURE 1. READ CYCLE



*  Don't care

** $t_{WCS} \geq t_{WCS}(\text{MIN.})$

FIGURE 2. EARLY WRITE CYCLE




FIGURE 3. $\overline{\text{RAS}}$ -ONLY-REFRESH CYCLE




FIGURE 4. $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE




FIGURE 5. HIDDEN REFRESH CYCLE




FIGURE 7. FAST PAGE MODE EARLY WRITE CYCLE

Dimension

Unit: mm (inches)

