

## **Revision History**

**Version 1.0 (July 2001) - Preliminary**

- First copy.
- Based on the Rambus RIMM Datasheet Rev.1.0.

**(16Mx16)\*2/(4/8)pcs Rambus RIMM based on 256Mb A-die, 32s banks,16K/32ns Ref, 2.5V**  
**Overview Key Timing Parameters/Part Numbers**

The Rambus® SoRIMM™ module is a general purpose high-performance memory subsystem suitable for a broad range of applications including computer memory, mobile "Thin and light" PCs, networking systems, and other applications where high bandwidth and low latency are required.

The Rambus SoRIMM module consists of 256Mb Rambus DRAM devices. These are extremely high speed CMOS DRAMs organized as 8M words by 18 bits. The use of Rambus Signaling Level(RSL) technology permits 800MHz transfer rates while using conventional system and capable of sustained data transfers at 1.25ns per two bytes (10ns per 16 bytes)

The RDRAM Architecture enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed, memory transactions. The separate control and data buses with independent row and column control yield over 89% bus efficiency. The RDRAM's thirty-two bank architecture supports up to four simultaneous transactions per device.

**Features**

- ◆ 160 edge connector pads with 0.65mm pad spacing
- ◆ Used with 800 Rambus memory subsystem.
- ◆ Maximum module PCB size : 67.6mm x 31.25mm x 1.00mm (2.66" x 1.23" x 0.039")
- ◆ Gold plated edge connector pad contacts
- ◆ Serial Presence Detect (SPD) support
- ◆ 28 Key Timing Parameters/Part Numbers
- ◆ Low power and powerdown self refresh modes
- ◆ Separate RAS and CAS buses for higher efficiency


The following table lists the frequency and latency bins available for RIMM modules.

**Table 1: Part Number by Freq. & Latency**

Organization	Speed			Part Number
	Bin	I/O Freq. (MHz)	t <sub>rac</sub> (Row Access Time) ns	
32M x 16	-CK8	800	45	MS16R1622AF0-CK8
64M x 16	-CK8	800	45	MS16R1624AF0-CK8
128M x 16	-CK8	800	45	MS16R1628AF0-CK8

**Form Factor**

The Rambus So-RIMM modules are offered in 160-pad 0.65mm edge connector pad pitch form factor suitable for 160 contact So-RIMM connectors. The So-RIMM Continuity module is suitable for mobile, networking, and other system applications. Figure 1 below, shows a Rambus So-RIMM module



Note: On double sided modules, RDRAMs are also installed on bottom side of PCB.

**Figure 1: Rambus RIMM Module shown with heat spreader removed**

Table 2: Module Pad Numbers and Signal Names

Pin	Pin Name	Pin	Pin Name
A1	Gnd	B1	Gnd
A2	LDQA8	B2	LDQA7
A3	Gnd	B3	Gnd
A4	LDQA6	B4	LDQA5
A5	Gnd	B5	Gnd
A6	LDQA4	B6	LDQA3
A7	Gnd	B7	Gnd
A8	LDQA2	B8	LDQA1
A9	Gnd	B9	Gnd
A10	LDQA0	B10	LCFM
A11	Gnd	B11	Gnd
A12	LCTM	B12	LCFMN
A13	Gnd	B13	Gnd
A14	LCTMN	B14	LROW2
A15	Gnd	B15	Gnd
A16	LROW1	B16	LROW0
A17	Gnd	B17	Gnd
A18	LCOL4	B18	LCOL3
A19	Gnd	B19	Gnd
A20	LCOL2	B20	LCOL1
A21	Gnd	B21	Gnd
A22	LCOL0	B22	LDQB1
A23	Gnd	B23	Gnd
A24	LDQB0	B24	LDQB3
A25	Gnd	B25	Gnd
A26	LDQB2	B26	LDQB5
A27	Gnd	B27	Gnd
A28	LDQB4	B28	LDQB7
A29	Gnd	B29	Gnd
A30	LDQB6	B30	LDQB8
A31	Gnd	B31	Gnd
A32	LSCK	B32	LCMD
A33	Gnd	B33	Gnd
A34	SOUT	B34	SIN
A35	Vdd	B35	Vdd
A36	NC	B36	NC
A37	Gnd	B37	Gnd
A38	NC	B38	NC
A39	Vcmos	B39	Vcmos
A40	NC	B40	NC

Pin	Pin Name	Pin	Pin Name
A41	NC	B41	NC
A42	Vref	B42	Vref
A43	SCL	B43	SA0
A44	Vdd	B44	Vdd
A45	SDA	B45	SA1
A46	Vdd	B46	Vdd
A47	SVdd	B47	SWP
A48	Gnd	B48	Gnd
A49	RSCK	B49	RCMD
A50	Gnd	B50	Gnd
A51	RDQB8	B51	RDQB6
A52	Gnd	B52	Gnd
A53	RDQB7	B53	RDQB4
A54	Gnd	B54	Gnd
A55	RDQB5	B55	RDQB2
A56	Gnd	B56	Gnd
A57	RDQB3	B57	RDQB0
A58	Gnd	B58	Gnd
A59	RDQB1	B59	RCOL0
A60	Gnd	B60	Gnd
A61	RCOL1	B61	RCOL2
A62	Gnd	B62	Gnd
A63	RCOL3	B63	RCOL4
A64	Gnd	B64	Gnd
A65	RROW0	B65	RROW1
A66	Gnd	B66	Gnd
A67	RROW2	B67	RCTMN
A68	Gnd	B68	Gnd
A69	RCFMN	B69	RCTM
A70	Gnd	B70	Gnd
A71	RCFM	B71	RDQA0
A72	Gnd	B72	Gnd
A73	RDQA1	B73	RDQA2
A74	Gnd	B74	Gnd
A75	RDQA3	B75	RDQA4
A76	Gnd	B76	Gnd
A77	RDQA5	B77	RDQA6
A78	Gnd	B78	Gnd
A79	RDQA7	B79	RDQA8
A80	Gnd	B80	Gnd

Table 3 : Module Connector Pad Description

Signal	Pins	I/O	Type	Description
Gnd	A1, A3, A5, A7, A9, A11, A13, A15, A17, A19, A21, A23, A25, A27, A29, A31, A33, A37, A48, A50, A52, A54, A56, A58, A60, A62, A64, A66, A68, A70, A72, A74, A76, A78, A80, B1, B3, B5, B7, B9, B11, B13, B15, B17, B19, B21, B23, B25, B27, B29, B31, B33, B37, B48, B50, B52, B54, B56, B58, B60, B62, B64, B66, B68, B70, B72, B74, B76, B78, B80			Ground reference for RDRAM core and interface. 72 pins.
LCFM	B10	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
LCFMN	B12	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
LCMD	B32	I	V <sub>CMOS</sub>	Serial Command Pin. Pin used to read from and write to the control registers. Also used for power management.
LCOL4.. LCOL0	A18, B18, A20, B20, A22	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
LCTM	A12	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
LCTMN	A14	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
LDQA8.. LDQA0	A2, B2, A4, B4, A6, B6, A8, B8, A10	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules with x16 RDRAM devices
LDQB8.. LDQB0	B30, B28, A30, B26, A28, B24, A26, B22, A24	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules with x16 RDRAM devices.
LROW2.. LROW0	B14, A16, B16	I	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
LSCK	A32	I	V <sub>CMOS</sub>	Serial Clock input. Clock source used to read from and write to the RDRAM control registers.
NC	A36, B36, A38, B38, A40, B40, A41, B41			These pads are not connected. These 24 connector pads are reserved for future use.
RCFM	A71	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
RCFMN	A69	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
RCMD	B49	I	V <sub>CMOS</sub>	Serial Command Input. Pin used to read from and write to the control registers. Also used for power management.
RCOL4.. RCOL0	B63, A63, B61, A61, B59	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.

Signal	Pins	I/O	Type	Description
RCTM	B69	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RCTMN	B67	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
RDQA8.. RDQA0	B79, A79, B77, A77, B75, A75, B73, A73, B71	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules x16 RDRAM devices.
RDQB8.. RDQB0	A51, A53, B51, A55, B53, A57, B55, A59, B57	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules x16 RDRAM devices.
RROW2.. RROW0	A67, B65, A65	I	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
RSCK	A49	I	V <sub>CMOS</sub>	Serial Clock input. Clock source used to read from and write to the RDRAM control registers.
SA0	B43	I	SV <sub>DD</sub>	Serial Presence Detect Address 0.
SA1	B45	I	SV <sub>DD</sub>	Serial Presence Detect Address 1.
SCL	A43	I	SV <sub>DD</sub>	Serial Presence Detect Clock.
SDA	A45	I/O	SV <sub>DD</sub>	Serial Presence Detect Data (Open Collector I/O).
SIN	B34	I/O	V <sub>CMOS</sub>	Serial I/O. Pin for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.
SOUT	A34	I/O	V <sub>CMOS</sub>	Serial I/O. Pin for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.
SV <sub>DD</sub>	A47			SPD Voltage. Used for signals SCL, SDA, SWE, SA0, SA1 and SA2.
SWP	B47	I	SV <sub>DD</sub>	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
V <sub>CMOS</sub>	A39, B39			CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
V <sub>dd</sub>	A35, B35, A44, B44, A46, B46			Supply voltage for the RDRAM core and interface logic.
V <sub>ref</sub>	A42, B42			Logic threshold reference voltage for RSL signals.




Figure 2: So-RIMM Module Functional Diagram

**Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Unit
V <sub>L,ABS</sub>	Voltage applied to any RSL or CMOS signal pad with respect to Gnd	- 0.3	V <sub>DD</sub> + 0.3	V
V <sub>DD,ABS</sub>	Voltage on VDD with respect to Gnd	- 0.5	V <sub>DD</sub> + 1.0	V
T <sub>STORE</sub>	Storage temperature	- 50	100	°C
T <sub>PLATE</sub>	Plate temperature	-	92	°C

**DC Recommended Electrical Conditions**

Symbol	Parameter and Conditions	Min	Max	Unit
V <sub>DD</sub>	Supply voltage	2.50 - 0.13	2.50 + 0.13	V
V <sub>CMOS</sub>	CMOS I/O power supply at pad for 2.5V controllers: CMOS I/O power supply at pad for 1.8V controllers:	V <sub>DD</sub> 1.8 - 0.1	V <sub>DD</sub> 1.8 + 0.2	V V
V <sub>REF</sub>	Reference voltage	1.4 - 0.2	1.4 + 0.2	V
V <sub>SPD</sub>	Serial Presence Detector- Positive power supply	2.2	3.6	V

a. The table below shows the number of 256Mb RDRAM devices contained in a So-RIMM module of listed memory storage capacity.

So-RIMM Module Capacity:	256MB	128MB
Number of 256Mb RDRAM devices:	8	4

## So-RIMM Module Current Profile

I <sub>DD</sub>	So-RIMM Module Capacity:		256MB	128MB	64MB	Unit	
	Number of 256Mb RDRAMs:		8	4	2		
	RIMM module power conditions <sup>a</sup>	Freq.	Max	Max	Max		
I <sub>DD1</sub>	One RDRAM in Read <sup>b</sup> , balance in NAP mode		-800	588	572	564	mA
I <sub>DD2</sub>	One RDRAM in Read <sup>b</sup> , balance in Standby mode		-800	1120	800	640	mA
I <sub>DD3</sub>	One RDRAM in Read <sup>b</sup> , balance in Active mode		-800	1400	920	680	mA
I <sub>DD4</sub>	One RDRAM in Write, balance in NAP mode		-800	648	632	624	mA
I <sub>DD5</sub>	One RDRAM in Write, balance in Standby mode		-800	1180	860	700	mA

a. Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Power does not include Refresh Current. Max current computed for x16 256Mb RDRAMs use 8mA more current per RDRAM in Read and 60mA more current per RDRAM in Write.

b. I/O current is a function of the % of 1's, to add I/O power for 50% 1's for x16 module for the following: V<sub>DD</sub> = 2.5V, V<sub>TERM</sub> = 1.8V, V<sub>REF</sub> = 1.4V and V<sub>DIL</sub> = V<sub>REF</sub> - 0.5V.

## AC Electrical Specifications

Symbol	Parameter and Conditions	Min	Typ	Max	Unit
$Z_L$	Module Impedance of RSL Signals	25.2	28	30.8	$\Omega$
$Z_{UL-CMOS}$	Module Impedance of SCK and CMOS signals	23.8	28	32.2	$\Omega$
$T_{PD}$	Propagation Delay variation of RSL signals. Average clock delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN)	-		See Table10 <sup>a,b</sup>	ns
$\Delta T_{PD}$	Propagation delay variation of RSL signals with respect to $T_{PD}$ <sup>b,c</sup> for 4, 8, device modules	-21		21	ps
$\Delta T_{PD-CMOS}$	Propagation delay variation of SCK and CMD signals with respect to an average clock delay <sup>c</sup>	-250		250	ps
$\Delta T_{PD-SCK,CMD}$	Propagation delay variation of CMD signals with respect to SCK signal	-200		200	ps

a. Table 10 lists parameters and specifications for different storage capacity RIMM Modules that use 256Mb RDRAM devices.

b.  $T_{PD}$  or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).

c. If the So-RIMM module meets the following specification, then it is compliant to the specification. If the So-RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted  $\Delta T_{PD}$  Specification" table below.

Adjusted  $\Delta T_{PD}$  Specification

Symbol	Parameter and Conditions	Adjusted Min/Max	Absolute		Unit
			Min	Max	
$\Delta T_{PD}$	Propagation delay variation of RSL signals with respect to $T_{PD}$ for 4, 8 device modules	$\pm [17 + (18 * N * \Delta Z0)]^a$	-30	30	ps

a. Where: N = Number of RDRAM devices installed on the So-RIMM module

$\Delta Z0 = \text{delta } Z0\% = (\text{max } Z0 - \text{min } Z0) / (\text{min } Z0)$

(max Z0 and min Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the modules)

## AC Electrical Specifications for

Symbol	So-RIMM Module Capacity:		256MB	128MB	64MB	Unit	
	Number of 256Mb RDRAMs:		8	4	4		
	Parameter and Condition for -800 RIMM modules	Freq.	Max	Max	Max		
$T_{PD}$	Propagation Delay, all RSL signals		-800	1.56	1.28	1.28	ns
$V_{\alpha}/V_{IN}$	Attenuation Limit		-800	16.0	12.0	12.0	%
$V_{XF}/V_{IN}$	Forward crosstalk coefficient (300ps input rise time @ 20%-80%)		-800	4.0	2.0	2.0	%
$V_{XB}/V_{IN}$	Backward crosstalk coefficient (300ps input rise time @ 20%-80%)		-800	2.0	1.5	1.5	%
$R_{DC}$	DC Resistance Limit		-800	0.8	0.6	0.6	$\Omega$

## RIMM Modules



Physical Dimensions -2 ( For Heat Spreader )

The following defines the So-RIMM module dimensions. All units are in millimeters with inches in brackets[ ], where appropriate. The dimensions without tolerance specification use the default tolerance of  $\pm 0.12[\pm 0.005]$ .





Figure 4: Heat Spreader Physical Dimensions

**Standard RIMM Module Marking**

The RIMM modules available from Samsung are marked like Figure 5 below. This marking also assists users to specify and verify if the correct RIMM modules are installed in their systems. In the diagram, a label is shown attached to the RIMM module’s heat spreader. Information contained on the label is specific to the RIMM module and provides RDRAM information without requiring removal of the RIMM module’s heat spreader.



	Label Field	Description	Marked Text	Unit
A	Vendor Logo	RIMM Vendor SAMSUNG Logo Area	SAMSUNG	-
B	Country	Country of origin	KOREA	-
C	Year & Week code	Manufactured Year & Week code	yyww	-
D	Module Memory Capacity	Number of 8-bit or 9-bit MBytes of RDRAM storage in RIMM module	256MB, 128MB	MBytes
E	Number of RDRAMs	Number of RDRAM devices contained in the RIMM module	/8, /4	RDRAM devices
F	ECC Support	Indicates whether the RIMM module supports 9 (ECC) bit Bytes	blank = 8 bit Bytes ECC = 9 bit Bytes	-
G	Notice!	Hot surface caution notice.	-	-
H	Caution Logo	ISO Standard	-	-
I	Gerber & SPD Version	PCB Gerber file & SPD code version used on RIMM Module	Gerber : 05 = 0.5 ver. SPD : 1 = 0.9 ver.	-
J	tRAC	Row Access Time	-45	ns
K	Memory Speed	Data transfer speed for RDRAM RIMM module	800	MHz
L	Part No.	SAMSUNG RIMM part No.	See Table 1	-

**Figure 5: RIMM Marking Example**

**Table Of Contents**

Overview . . . . . 1  
Features . . . . . 1  
Key Timing Parameters/Part Numbers . . . . . 1  
Module Pad Numbers and Signal Names . . . . . 2  
Module Connector Pad Description . . . . . 3 - 4  
RIMM Module Functional Diagram . . . . . 5  
Absolute Maximum Ratings . . . . . 6  
DC Recommended Electrical Conditions . . . . . 6  
RIMM Module Supply Current Profile . . . . . 7  
AC Electrical Specifications . . . . . 8 - 9  
Physical Dimensions -1 ( For PCB ) . . . . . 10  
Physical Dimensions -2 ( For Heat Spreader) . . . . . 11  
Standard RIMM Module Marking . . . . . 10

Copyright © July 2001, Samsung Electronics.

All rights reserved.

Direct Rambus and Direct RDRAM, SO-RIMM and RIMM are trademarks of Rambus Inc. Rambus, RDRAM, and the Rambus Logo are registered trademarks of Rambus Inc.

This document contains advanced information that is subject to change by Samsung Electronics without notice

Document Version 1.1

Samsung Electronics Co., Ltd.  
San #24 Nongseo-Ri, Kiheung-Eup Yongin-City  
Kyunggi-Do, KOREA

Telephone: 82-331-209-6035  
Fax: 82-2-760-7990  
<http://www.samsungsemi.com>