



Integrated Device Technology Inc.

256K (32K x 8-BIT) CMOS STATIC RAM MODULE (Low-Power Version)

IDT8M856L

FEATURES:

- High-density 256K (32K x 8-bit) CMOS static RAM module
- Equivalent to JEDEC standard for future monolithic 32K x 8 static RAMs
- High-speed—45ns (max.) commercial; 55ns (max.) military
- Low power consumption; typically less than 225mW operating, less than 500µW in full standby
- Utilizes IDT7164s—high-performance 64K static RAMs produced with advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Assembled with IDT's high-reliability vapor phase solder reflow process
- Pin-compatible with IDT7M864 (8K x 8 SRAM module)
- Offered in the JEDEC standard 28-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible
- Modules available with semiconductor components compliant to MIL-STD-883, Class B
- Finished modules tested at Room, Hot and Cold temperatures for all AC and DC parameters

DESCRIPTION:

The IDT8M856 is a 256K (32,768 x 8-bit) high-speed static RAM constructed on a co-fired ceramic substrate using four IDT7164 (8,192 x 8) static RAMs in leadless chip carriers. Functional equivalence to proposed monolithic 256K static RAMs is achieved by utilization of an on-board decoder circuit that interprets the higher order address A₁₃ and A₁₄ to select one of the four 8K x 8 RAMs. Extremely fast speeds can be achieved with this technique due to use of 64K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS technology.


The IDT8M856 is available with maximum access times as fast as 45ns for commercial and 55ns for military temperature ranges, with maximum power consumption of only 825mW. The circuit also offers a substantially low-power standby mode. When CS goes high, the circuit will automatically go to a standby mode with power consumption of only 83mW (max.).

The IDT8M856 is offered in a 28-pin, 600 mil center sidebraze DIP. This provides four times the density of the IDT7M864 (8K x 8 module) in the same socket, with only minor pin assignment changes. In addition, the JEDEC standard for 256K monolithic pinouts has been adhered to, allowing for compatibility with 256K monolithics.


All inputs and outputs of the IDT8M856 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



13

PIN NAMES

A ₀ - A ₁₄	Addresses	WE	Write Enable
I/O ₁ - I/O ₈	Data Input/Output	OE	Output Enable
CS	Chip Select	GND	Ground
V _{CC}	Power		

NOTE:

* For module dimensions, please refer to module drawing M1 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ±10%, T_A = -55°C to +125°C and 0°C to +70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	COM'L. MAX.	MIL. MAX.	UNIT
I _{IU}	Input Leakage Current	V _{CC} = 5.5V, V _{IN} = 0V to V _{CC}	—	—	5	10	μA
I _{IOL}	Output Leakage Current	V _{CC} = 5.5V, $\overline{CS} = V_{IH}$, V _{OUT} = 0V to V _{CC}	—	—	5	10	μA
I _{CC1}	Operating Power Supply Current	V _{CC} = 5.5V, $\overline{CS} = V_{IL}$, Output Open, f = 0	—	45	90	100	mA
I _{CC2}	Dynamic Operating Current	V _{CC} = 5.5V, $\overline{CS} = V_{IL}$, Output Open, f = f _{MAX}	—	70	140	150	mA
I _{SB}	Standby Power Supply Current	$\overline{CS} \geq V_{IH}$ (TTL Level), V _{CC} = 5.5V, Output Open	—	2.5	15	20	mA
I _{SB1}	Full Standby Power Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ (CMOS Level) V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V	—	0.1	1	4.5	mA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = 4.5V I _{OL} = 8mA, V _{CC} = 4.5V	—	—	0.5	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = 4.5V	2.4	—	—	—	V

NOTE:

- V_{CC} = 5V, T_A = +25°C


DATA RETENTION CHARACTERISTICS ($T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ and 0°C to $+70^\circ\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	COM'L. MAX.	MIL. MAX.	UNIT
V_{DR}	V_{CC} for Retention Data	—	2.0	—	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2\text{V}$ $V_{IN} \leq V_{CC} - 0.2\text{V}$ or $\geq 0.2\text{V}$	—	—	1000 ⁽²⁾	4000 ⁽²⁾	μA
			—	—	1500 ⁽³⁾	6000 ⁽³⁾	
t_{CDR}	Chip Deselect to Data Retention Time		0	—	—	—	ns
t_R	Operation Recovery Time		t_{RC} (4)	—	—	—	ns

NOTES:

- $T_A = +25^\circ\text{C}$
- @ $V_{CC} = 2\text{V}$
- @ $V_{CC} = 3\text{V}$
- t_{RC} = Read Cycle Time

LOW V_{CC} DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for t_{HZ} , t_{LZ} , t_{WZ} , and t_{OW})

* Including scope and jig.


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$)

SYMBOL	PARAMETER	IDT8M856L45		IDT8M856L50		IDT8M856L60		IDT8M856L70		IDT8M856L85		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE												
t_{RC}	Read Cycle Time	45	—	50	—	60	—	70	—	85	—	ns
t_{AA}	Address Access Time	—	45	—	50	—	60	—	70	—	85	ns
t_{ACS}	Chip Select Access Time	—	45	—	50	—	55	—	65	—	85	ns
t_{CLZ}	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t_{OE}	Output Enable to Output Valid	—	25	—	35	—	40	—	45	—	55	ns
t_{OLZ}	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
t_{CHZ}	Chip Select to Output in High Z	—	20	—	20	—	20	—	25	—	30	ns
t_{OHZ}	Output Disable to Output in High Z	—	20	—	20	—	20	—	25	—	30	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
t_{PU}	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
t_{PD}	Chip Deselect to Power Down Time	—	45	—	50	—	60	—	70	—	85	ns
WRITE CYCLE												
t_{WC}	Write Cycle Time	45	—	50	—	60	—	70	—	85	—	ns
t_{CW}	Chip Select to End of Write	40	—	45	—	50	—	60	—	70	—	ns
t_{AW}	Address Valid to End of Write	40	—	45	—	50	—	60	—	70	—	ns
t_{AS}	Address Set-up Time	5	—	5	—	10	—	10	—	15	—	ns
t_{WP}	Write Pulse Width	35	—	35	—	40	—	45	—	50	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t_{WHZ}	Write Enable to Output High Z	—	20	—	20	—	25	—	30	—	40	ns
t_{DW}	Data to Write Time Overlap	20	—	20	—	25	—	30	—	40	—	ns
t_{DH}	Data Hold from Write Time	5	—	5	—	5	—	5	—	5	—	ns
t_{OW}	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	ns


AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

SYMBOL	PARAMETER	IDT8M856L55		IDT8M856L65		IDT8M856L75		IDT8M856L90		IDT8M856L100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE												
t_{RC}	Read Cycle Time	55	–	65	–	75	–	90	–	100	–	ns
t_{AA}	Address Access Time	–	55	–	65	–	75	–	90	–	100	ns
t_{ACS}	Chip Select Access Time	–	55	–	55	–	65	–	80	–	90	ns
t_{CLZ}	Chip Select to Output in Low Z	5	–	5	–	5	–	5	–	5	–	ns
t_{OE}	Output Enable to Output Valid	–	40	–	45	–	50	–	60	–	65	ns
t_{OLZ}	Output Enable to Output in Low Z	5	–	5	–	5	–	5	–	5	–	ns
t_{CHZ}	Chip Select to Output in High Z	–	20	–	25	–	30	–	35	–	40	ns
t_{OHZ}	Output Disable to Output in High Z	–	20	–	25	–	30	–	35	–	40	ns
t_{OH}	Output Hold from Address Change	5	–	5	–	5	–	5	–	5	–	ns
t_{PU}	Chip Select to Power Up Time	0	–	0	–	0	–	0	–	0	–	ns
t_{PD}	Chip Deselect to Power Down Time	–	55	–	65	–	75	–	90	–	100	ns
WRITE CYCLE												
t_{WC}	Write Cycle Time	55	–	65	–	75	–	90	–	100	–	ns
t_{CW}	Chip Select to End of Write	50	–	55	–	65	–	75	–	85	–	ns
t_{AW}	Address Valid to End of Write	50	–	55	–	65	–	75	–	85	–	ns
t_{AS}	Address Set-up Time	5	–	10	–	10	–	15	–	15	–	ns
t_{WP}	Write Pulse Width	40	–	45	–	45	–	50	–	55	–	ns
t_{WR}	Write Recovery Time	0	–	0	–	0	–	0	–	0	–	ns
t_{WHZ}	Write Enable to Output High Z	–	25	–	30	–	40	–	50	–	50	ns
t_{DW}	Data to Write Time Overlap	25	–	30	–	35	–	45	–	45	–	ns
t_{DH}	Data Hold from Write Time	5	–	5	–	5	–	5	–	5	–	ns
t_{OW}	Output Active from End of Write	5	–	5	–	5	–	5	–	5	–	ns


TIMING WAVEFORM OF READ CYCLE NO. 1 ⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2 ^(1,2,4)




TIMING WAVEFORM OF READ CYCLE NO. 3 ^(1,3,4)




NOTES:

1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is sampled and not 100% tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ⁽¹⁾



TIMING WAVEFORM OF WRITE CYCLE NO. 2 ^(1,6)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, outputs remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. $DATA_{OUT}$ is the same phase of write data of this write cycle.
8. If \overline{CS} is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured $\pm 200mV$ from steady state. This parameter is sampled and not 100% tested.

TRUTH TABLE

MODE	\overline{CS}	\overline{OE}	\overline{WE}	OUTPUT	POWER
Standby	H	X	X	High Z	Standby
Read	L	L	H	D _{OUT}	Active
Read	L	H	H	High Z	Active
Write	L	X	L	D _{IN}	Active


CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	35	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	26	pF

NOTE:

1. This parameter is sampled and not 100% tested.

Address Access Time vs. Capacitive Load



ORDERING INFORMATION

