



**SN54/74LS682**  
**SN54/74LS684**  
**SN54/74LS688**

**8-BIT MAGNITUDE**  
**COMPARATORS**

**LOW POWER SCHOTTKY**

**DESCRIPTION** — The SN54LS/74LS682, 684, 688 are 8-bit magnitude comparators. These device types are designed to perform comparisons between two eight-bit binary or BCD words. All device types provide  $\overline{P}=\overline{Q}$  outputs and the LS682 and LS684 have  $\overline{P}>\overline{Q}$  outputs also.

The LS682, LS684 and LS688 are totem pole devices. The LS682 has a 20 kΩ pullup resistor on the Q inputs for analog or switch data.

FUNCTION TABLE


TYPE	$\overline{P}=\overline{Q}$	$\overline{P}>\overline{Q}$	OUTPUT ENABLE	OUTPUT CONFIGURATION	PULLUP
LS683	yes	yes	no	open-collector	yes
LS684	yes	yes	no	totem-pole	no
LS685	yes	yes	no	open-collector	no
LS686	yes	yes	yes	totem-pole	no
LS687	yes	yes	yes	open-collector	no
LS688	yes	no	yes	totem-pole	no
LS689	yes	no	yes	open-collector	no

DATA P, Q	INPUTS		OUTPUTS	
	ENABLES		$\overline{P}=\overline{Q}$	$\overline{P}>\overline{Q}$
	$\overline{G}, \overline{GT}$	$\overline{G2}$		
$\overline{P}=\overline{Q}$	L	L	L	H
$\overline{P}>\overline{Q}$	L	L	H	L
$\overline{P}<\overline{Q}$	L	L	H	H
X	H	H	H	H


H = high level, L = low level, X = irrelevant

**CONNECTION DIAGRAMS**  
(TOP VIEW)

**SN54LS/74LS682/684**



**SN54LS/74LS688**



J Suffix — Case 732-03 (Ceramic)  
N Suffix — Case 738-03 (Plastic)


**GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54	4.5	5.0	5.5	V
		74	4.75	5.0	5.25	
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I <sub>OH</sub>	Output Current — High	54,74			-0.4	mA
I <sub>OL</sub>	Output Current — Low	54			12	mA
		74			24	


**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE** (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5	V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table
		74	2.7	3.5	V	
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	I <sub>OL</sub> = 12 mA I <sub>OL</sub> = 24 mA V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
		74		0.35	0.5	
I <sub>IH</sub>	Input HIGH Current			20	μA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
		LS682-Q Inputs		0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V
		Others		0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current	LS682-Q Inputs		-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
		Others		-0.2	mA	
I <sub>OS</sub>	Short Circuit Current		-30	-130	mA	V <sub>CC</sub> = MAX
I <sub>CC</sub>	Power Supply Current	LS682		70	mA	V <sub>CC</sub> = MAX
		LS684		65	mA	
		LS688		65	mA	

LOGIC DIAGRAMS



SN54LS/74LS682 thru LS684



SN54LS/74LS688

SN54/74LS682 • SN54/74LS684 • SN54/74LS688

AC CHARACTERISTICS:  $T_A = 25^\circ\text{C}$

SN54LS/74LS682

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, P to $\overline{P=Q}$		13 15	25 25	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Q to $\overline{P=Q}$		14 15	25 25	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, P to $\overline{P>Q}$		20 15	30 30	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Q to $\overline{P>Q}$		21 19	30 30	ns	

SN54LS/74LS684

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, P to $\overline{P=Q}$		15 17	25 25	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Q to $\overline{P=Q}$		16 15	25 25	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, P to $\overline{P>Q}$		22 17	30 30	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Q to $\overline{P>Q}$		24 20	30 30	ns	

SN54LS/74LS688

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, P to $\overline{P=Q}$		12 17	18 23	ns	$V_{CC} = 5.0\text{ V}$ $C_L = 45\text{ pF}$ $R_L = 667\ \Omega$
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Q to $\overline{P=Q}$		12 17	18 23	ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, $\overline{G, G1}$ to $\overline{P=Q}$		12 13	18 20	ns	