

OKI Semiconductor

MSM5221

56-DOT LCD DRIVER

GENERAL DESCRIPTION


The MSM5221GS is a 56-dot static LCD driver which is fabricated by low power CMOS metal gate technology. This LSI consists of 56-bit shift register, 56-bit latch and 56-bit LCD drivers. The display data, which was input to the 56-bit shift register by the DATA IN signal and CLOCK signal, is transferred to the 56-bit latch by the LOAD signal and the data is output to the LCD through the 56-bit LCD drive.

FEATURES


- 56-dot static LCD driving capability
- Simple interface with microcomputer chip (controlled by three input signals)
- Bit-to-bit correspondence between the input and output
- Cascade connection capability
- Fully controlled by the software
- LCD driving AC frequency is directly input externally
- Applicable as an output expander
- Supply voltage: 3 ~ 7V
- 80-pin plastic QFP (QFP80-P-1420-K)
- 80-pin V1 plastic QFP (QFP80-P-1420-V1K)

PIN CONFIGURATION

(Top view) 80 pin plastic QFP



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Limits	Unit
Supply voltage	$V_{DD} - V_{SS}$	$T_a = 25^\circ\text{C}$	-0.3 ~ +7	V
Input voltage	V_i	$T_a = 25^\circ\text{C}$	$V_{SS} - 0.3 \sim V_{DD} + 0.3$	V
Storage temperature	T_{stg}	-	-55 ~ +150	$^\circ\text{C}$


OPERATING RANGE

Parameter	Symbol	Condition	Limits	Unit
Supply voltage	$V_{DD} - V_{SS}$	-	3 ~ 7	V
Operating temperature	T_{OP}	-	-40 ~ +85	$^\circ\text{C}$

Switching Characteristics

($V_{DD} = 5V \pm 10\%$, $T_a = 25^\circ C$)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Propagation delay time	$t_{P\ HL}$	-	-	-	600	ns
	$t_{P\ LH}$	-	-	-	600	ns
Maximum clock frequency	f_{CL}	DUTY = 50%	1	-	-	MHz
Clock width	$t_{W(CL)}$	-	400	-	-	ns
Load width	$t_{W(L)}$	-	400	-	-	ns
Data setup time	t_{setup}	-	300	-	-	ns
Data hold time	t_{hold}	-	300	-	-	ns
Clock-to-load time	t_{CLO}	-	500	-	-	ns
Load-to-clock time	t_{LOC}	-	0	-	-	ns
Clock rise/fall time	$t_{r(CL)}, t_{f(CL)}$	-	50	-	-	ns
Load rise/fall time	$t_{r(L)}, t_{f(L)}$	-	1	-	-	μs



DC CHARACTERISTICS

(V_{DD} - V_{SS} = 5V, T_a = -40 ~ +85°C)

Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
H input voltage	V _{IH}	-	3.6	-	-	V
L input voltage	V _{IL}	-	-	-	1.0	V
Input leakage current	I _{IH} /I _{IL}	V _I = 5V/V _I = 0V	-	-	1/-1	μA
H SEG Output voltage	V _{OHS}	I _O = -30μA	4.8	-	-	V
L SEG Output voltage	V _{OLS}	I _O = 30μA	-	-	0.2	V
H COM Output voltage	V _{OHC}	I _O = -150μA	4.8	-	-	V
L COM Output voltage	V _{OLC}	I _O = 150μA	-	-	0.2	V
SEG Output current 1	I _{OHS1} /I _{OLS1}	V _{OH} = 4.5V/V _{OL} = 0.5V	-100/ 100	-	-	μA
SEG Output current 2	I _{OHS2} /I _{OLS2}	V _{OH} = 1V/V _{OL} = 4V	-400/ 400	-	-	μA
COM Output current 1	I _{OHC1} /I _{OLC1}	V _{OH} = 4.5V/V _{OL} = 0.5V	-500/ 500	-	-	μA
COM Output current 2	I _{OHC2} /I _{OLC2}	V _{OH} = 1V/V _{OL} = 4V	-2/2	-	-	mA
H Output voltage*1	V _{OH}	I _O = -0.1mA	4.5	-	-	V
L Output voltage*1	V _{OL}	I _O = 0.1mA	-	-	0.5	V
Clock pulse width*2	tw _φ	-	0.5	-	-	μs
Maximum clock pulse frequency*2	t _φ MAX	-	1	-	-	MHz
Input signal rising/falling time	tr _φ , tf _φ	-	-	-	5	μs
Static current consumption	I _{DD}	V _{IN} = V _{DD} , V _{SS}	-	-	100	μA


*1 Applied to DATA OUT 56.

*2 Applied to the clock for shift register.

FUNCTIONAL DESCRIPTION

- **Operational Description**

The display data is input to the shift register by the DATA IN signal and CLOCK signal. It is transferred to the 56-bit latch by the LOAD signal and it is output to the LCD panel through 56-bit LCD driver.



- **COM IN**

Input pin to generate the COM OUT signal. The same phase signal as the COM IN pin is output from the COM OUT pin.

- **DATA IN, CLOCK1**

DATA IN is a data input pin which enables the LCD to display when the input data is at high level. The 56-bit shift register is shifted at the rising edge of the CLOCK signal. Initially, the first bit of the shift register contains the current logic level of the DATA IN pin, and the bit N (N = 2 ~ 56) contains the data which was in bit N - 1 (N = 2 ~ 56) before the start of the operation. The data which was in bit 56 before the operation start is considered invalid.

- **LOAD**

The data in the 56-bit shift register is shifted to the 56-bit latch when the LOAD pin set at high level, while the last data which was transferred to the latch when the LOAD pin was set at high level is constantly output when the LOAD pin is set a low level.

- **ALL ON**

When this pin is set at high level, all segments display turn on. This pin has the priority to the BLANK pin described as below.

- **BLANK**

When this pin is set at high level, all segments display turn off. The ALL ON pin has the priority over this pin.


- **SEG1 TO SEG56**

LCD driving output pins. The reversed phase of the COM signal, which is used to display the data, is output from these pins, while there is no display on the LCD when the same phase of the COM signal is output from these pins.

The display data which was input from the DATA IN pin is output from these pins to the LCD panel. The SEG N pin corresponds to the bit N of the shift register.

- **COM OUT**
Output terminal for the LCD. It is connected to the common side of the LCD panel.
- **DATA OUT 56**
Output pin of the shift register. It is used when the MSM5221GS is connected in a series (cascade connection). MSM5221GS's DATA IN 56 is connected to the next MSM5221GS's DATA IN terminal.

APPLICATION CIRCUIT



- Single MSM5221GS to the LCD panel
- Cascade connection

