

- **TTL-Compatible Inputs**
- **CCD-Compatible Outputs**
- **Variable Output Slew Rates With External Resistor Control**
- **Full-Frame Operation**
- **Frame-Transfer Operation**
- **Solid-State Reliability**
- **Adjustable Clock Levels**

description

The TMS3473B is a monolithic CMOS integrated circuit designed to drive the parallel image-area gate (IAG), parallel storage-area gate (SAG), and antiblooming gate (ABG) inputs of the Texas Instruments virtual-phase CCD image sensors. The TMS3473B interfaces the CCD image sensor to a user-defined timing generator; it receives TTL input signals from the timing generator and outputs level-shifted and slew-rate-adjusted signals to the image sensor.

The TMS3473B allows operation of the CCD image sensor in either the interlace or noninterlace mode. When the TMS3473B \bar{I}/N input is connected to V_{SS} , the interlace mode is selected (see Figure 1); when \bar{I}/N is connected to V_{CC} , the noninterlace mode is selected (see Figure 2).


The ABOUT output follows the ABIN input and switches between V_{ABG+} and V_{ABG-} . The IAOUT and SAOUT outputs follow the IAIN and SAIN inputs, respectively, and switch between V_{CC} and V_{SS} . Additionally, ABOUT and IAOUT can each be made to output midlevel voltages. DC inputs to ABLVL and IALVL determine the mid-level voltages that can be output on ABOUT and IAOUT, respectively. A high logic level on the MIDSEL input causes ABOUT to output its midlevel voltage; a low logic level on MIDSEL causes IAOUT to output its midlevel voltage if the interlace mode is selected.

Slew-rate adjustment of the IAOUT and ABOUT outputs is accomplished by connecting IASR to V_{CC} and ABSR to V_{ABG+} through external resistors. The larger the resistor values used, the longer the rise and fall times will be.

A low logic level on the \overline{PD} input causes the TMS3473B to power down and all outputs to assume their low levels (IAOUT and SAOUT to V_{SS} , ABOUT to V_{ABG-}).

The TMS3473B is supplied in the DW package and is characterized for operation from -20°C to 45°C .

DW PACKAGE
(TOP VIEW)



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1990, Texas Instruments Incorporated

TMS3473B PARALLEL DRIVER

SOCS022B – NOVEMBER 1990


logic symbol



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
ABIN	4	I	Antiblooming in
ABLVL	16	I	DC antiblooming midlevel voltage
ABOUT	14	O	Antiblooming out
ABSR	18	I	Antiblooming slew rate
GND	8		Ground
IAIN	3	I	Parallel image area in
IALVL	1	I	DC parallel image area midlevel voltage
IAOUT	15	O	Parallel-image-area out
IASR	19	I	Parallel-image-area slew rate
I/N	2	I	Interlace/noninterlace select
MIDSEL	5	I	IAOUT/ABOUT midlevel voltage select
PD	7	I	Power down
SAIN	6	I	Parallel storage area in
SAOUT	13	O	Parallel storage area out
V _{ABG+}	9	I	Positive ABG supply voltage
V _{ABG-}	11	I	Negative ABG supply voltage
V _{CC} [†]	12	I	Positive supply voltage
V _{CC} [†]	17	I	Positive supply voltage
V _{SS} [†]	10	I	Negative supply voltage
V _{SS} [†]	20	I	Negative supply voltage

[†] All pins of the same name should be connected together externally.



**Figure 1. Parallel-Driver Timing Diagram
(interlace mode)**

[‡] A readout occurs if the TMS3473B is driving a full-frame CCD image sensor; a transfer to memory occurs if the TMS3473B is driving a frame-transfer CCD image sensor.

TMS3473B PARALLEL DRIVER

SOCS022B – NOVEMBER 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Positive supply voltage, V_{CC} (see Note 1)	4.4 V
Negative supply voltage, V_{SS} (see Note 2)	-11.1 V
Positive ABG supply voltage, V_{ABG+}	5.6 V
Negative ABG supply voltage, V_{ABG-}	-8 V
ABG supply voltage differential ($V_{ABG+} - V_{SS}$)	15.2 V
Operating free-air temperature range, T_A	-30°C to 75°C
Storage temperature range	-55°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Continuous total power dissipation, $T_A \leq 25^\circ\text{C}$: Unmounted device (see Figure 3) DW package	825 mW
Mounted device (see Figure 3) DW package	1150 mW

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminal.

2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.




Figure 3

NOTE A: The mounted-device derating curve in Figure 3 was obtained under the following conditions:

The board was 50 mm by 50 mm by 1.6 mm thick.

The board material was glass epoxy.

The copper thickness of all the etch runs was 35 microns.

Etch run dimensions – DW package – All 20 etch runs were 0.4 mm by 22 mm.

Each chip was soldered to the board.

An aluminum cooling fin 10 mm by 10 mm by 1 mm thick was coupled to the chip with thermal paste.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
Positive supply voltage, V_{CC}^{\dagger}		0	1	4.4	V
Negative supply voltage, V_{SS}^{\dagger}		-11.1	-10	-9.7	V
Positive ABG supply voltage, V_{ABG+}^{\dagger}		1	3.5	4.4	V
Negative ABG supply voltage, V_{ABG-}^{\dagger}		-11.1	-7	-6.2	V
Power supply voltage differential ($V_{CC} - V_{SS}$)				15.5	V
DC parallel image area midlevel voltage, I_{ALVL}^{\ddagger}	$Z < 5\text{ k}\Omega$	-6	-5	-2	V
DC antiblooming midlevel voltage, $ABLVL$	$Z < 2.5\text{ k}\Omega$	-3.5	-2.5	1	V
High-level input voltage, V_{IH}	ABIN, MIDSEL, \overline{PD} , IAIN, or SAIN	2.5	5		V
	i/N	$V_{CC} - 0.4$			
Low-level input voltage, V_{IL}	ABIN, MIDSEL, \overline{PD} , IAIN, or SAIN		0	0.9	V
	i/N	$V_{SS} + 0.4$			
Input voltage, V_I	ABLVL	-3.5		1	V
	I \overline{A} LVL	-6		-2	
Clock rate	IAIN, SAIN §			3.58	MHz
	ABIN §			2	
Input resistance, R_{iN}	I \overline{A} LVL, ABLVL	2.5			k Ω
Slope resistance bias		10		50	k Ω
Input capacitance, C_{iN}	ABLVL	1			μF
Operating free-air temperature, T_A		-20		45	$^{\circ}\text{C}$

† V_{CC} , V_{SS} , V_{ABG+} , and V_{ABG-} have 100-mA current limits. Adequate decoupling capacitors are required from these pins to ground.

‡ Proper adjustment is required for interlace-mode operation.

§ Different CCD image sensors have different maximum clock rates. See the individual CCD image sensor data sheets for these rates.

TMS3473B PARALLEL DRIVER

SOCS022B – NOVEMBER 1990

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 2)

PARAMETER			TEST CONDITIONS†	MIN	MAX	UNIT
VOH	High-level output voltage	ABOUT	IOH = 180 mA (peak)	VABG+ – 0.2	VABG+ + 0.2	V
		IAOUT, SAOUT	IOH = 730 mA (peak)	VCC – 0.5	VCC + 0.5	
VOL	Low-level output voltage	ABOUT	IOL = 180 mA (peak)	VABG– – 0.3	VABG– + 0.3	V
		IAOUT, SAOUT	IOL = 730 mA (peak)	VSS – 0.6	VSS + 0.8	
IIH†	High-level input current	ABIN, IAIN, SAIN, MIDSEL, PD	VIH = 5 V	0	–50	μA
		I/N	VIH = VCC = 2 V		± 10	
IIL†	Low-level input current	ABIN, IAIN, SAIN, MIDSEL, PD	VIL = 0 V		± 10	μA
		I/N	VIL = VSS = –10 V		± 10	
IAB	Antiblooming current		Average load, See Note 3		20	mA
ISS	Supply current		No load, PD = 0 V		1.5	mA
			Average load, See Note 4		25	

† These parameters are measured with VSS = –10.3 V, VCC = 2.1 V, VABG+ = 4.3 V, VABG– = –7 V, and with IASR connected to VCC and ABSR connected to VABG+, both through 22-kΩ resistors.

- NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.
3. The load consists of a TC241 CCD image sensor with the ABG input clocked at 2 MHz using ABG mode 3 (see the TMS3471C data sheet for details on mode 3).
4. The load consists of a TC241 CCD image sensor with the IAG and SAG inputs clocked at 2.1 MHz.

switching characteristics

PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
tr	Rise time	ABOUT	VCC = 2.1 V, VABG+ = 4.3 V, VABG– = –7 V, TA = 25°C, VSS = –10.3 V, See Note 5	60	140	ns
		IAOUT, SAOUT		40	180	
tf	Fall time	ABOUT		45	100	ns
		IAOUT, SAOUT		30	110	


NOTE 5: IASR is connected to VCC and ABSR is connected to VABG+, both through 22-kΩ resistors. The load consists of a TC241 CCD image sensor with ABG clocked at 2 MHz using ABG mode 3 (see the TMS3471C data sheet for details on mode 3).

MECHANICAL DATA

DW/R-PDSO-G**

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

20 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).