

GM3054/GM3057

SERIAL INTERFACE CMOS CODEC/FILTER


Description

The GM3054, GM3057 family consists of μ -law and A-law monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in Figure 1, and a serial PCM interface. The devices are fabricated using GoldStar's advanced double Polysilicon Gate CMOS process.

The transmit portion of each device consists of an input gain adjust amplifier, an active RC pre-filter which eliminates very high frequency noise prior to entering a switched-capacitor band-pass filter that rejects signals below 200 Hz and above 3400 Hz. Also included are autozero circuitry and a compressing coder which samples the filtered signal and encodes it in the compressed μ -law or A-law PCM format. The receive portion of each device consists of an expanding decoder, which reconstructs the analog signal from the compressed μ -law or A-law code, a low-pass filter which corrects for the $\sin x/x$ response of the decoder output and rejects signals above 3400 Hz and is followed by a single-ended power amplifier capable of driving low impedance loads. The devices require two 1.536 MHz, 1.544 MHz or 2.048 MHz transmit and receive master clocks, which may be asynchronous, transmit and receive bit clocks, which may vary from 64 KHz to 2.048 MHz, and transmit and receive frame sync pulses. The timing of the frame sync pulses and PCM data is compatible with both industry standard formats.

Pin Configuration

(Top View)



Features

- **Complete Codec and Filtering System Including:**
 - Transmit High-Pass and Low-Pass Filtering
 - Receive Low-Pass Filter With Sin X/X Correction
 - Active RC Noise Filter
 - μ -Law or A-Law Compatible Coder and Decoder
 - Internal Precision Voltage Reference
 - Serial I/O Interface
 - Internal Auto-Zero Circuitry
- μ -Law, 16 Pin—GM3054
- A-Law, 16 Pin—GM3057
- Meets or Exceeds All D3/D4 and CCITT Specifications
- $\pm 5.0V$ Operation
- Low Operating Power—Typically 60 mW
- Power-Down Standby Mode—Typically 3.0 mW
- Automatic Power-Down
- TTL or CMOS Compatible Digital Interfaces
- Maximizes Line Interface Card Circuit Density

Pin Description

Pin NO.	Name	Function
1	V _{BB}	Negative power supply pin. V _{BB} = -5V ± 5%
2	GND	Ground. All signals are referenced to this pin.
3	VF _R O	Analog output of the receive filter.
4	V _{CC}	Positive power supply pin. V _{CC} = +5V ± 5%.
5	FS _R	Receive frame sync pulse which enables BCLK _R to shift PCM data into D _R . FS _R is an 8 KHz pulse train. See Figures 2 and 3 for timing details.
6	D _R	Receive data input. PCM data is shifted into D _R following the FS _R leading edge.
7	BCLK _R /CLKSEL	The bit clock which shifts data into D _R after FS _R leading edge. May vary from 64 KHz to 2.048 MHz, but must be synchronous with MCLK _R . Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions (See Table 1).
8	MCLK _R /PDN	Receive master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. When MCLK _R is connected continuously low, MCLK _X is selected for internal timing. When MCLK _R is connected continuously high, the device is powered down.
9	MCLK _X	Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _R .
10	BCLK _X	The bit clock which shifts out the PCM data on D _X . May vary from 64 KHz to 2.048 MHz, but must be synchronous with MCLK _X .
11	D _X	The 3-State PCM data output which is enabled by FS _X .
12	FS _X	Transmit frame sync pulse input which enables BCLK _X to shift out the PCM data on D _X . FS _X is an 8 KHz pulse train; see Figures 2 and 3 for timing details.
13	$\overline{\text{TS}}_X$	Open drain output which pulses low during the encoder time slot.
14	GS _X	Analog output of the transmit input amplifier. Used to externally set gain.
15	VF _X -	Inverting input of the transmit input amplifier.
16	VF _X +	Non-inverting input of the transmit input amplifier.

Functional Description

POWER-UP

When power is first applied, power-on reset circuitry initializes the device and places it into the power-down mode. All non-essential circuits are deactivated and the D_X and VF_RO outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLK_R/PDN pin and FS_X and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLK_R/PDN pin high; the alternative is to hold both FS_X and FS_R inputs continuously low—the device will power-down approximately 2ms after the last FS_X or FS_R pulse. Power-up will occur on the first FS_X or FS_R pulse. The 3-State PCM data output, D_X, will remain in the high impedance state until the second FS_X pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK_X and the MCLK_R/PDN pin can be used as a power-down control. A low level on MCLK_R/PDN powers up the device and a high level powers down the device. In either case, MCLK_X will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK_X and the BCLK_R/CLKSEL can be also be applied to BCLK_X and the BCLK_R/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

Functional Description (Continued)

With a fixed level on the BCLK_R/CLKSEL pin, BCLK_X will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of BCLK_R CLKSEL. In this synchronous mode, the bit clock, BCLK_X, may be from 64 KHz to 2.048 MHz, but must be synchronous with MCLK_X.

Each FS_X pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_X output on the positive edge of BCLK_X. After 8 bit clock periods, the 3-State D_X output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of BCLK_X (or BCLK_R if running). FS_X and FS_R must be synchronous with MCLK_{X/R}.

Table I. Selection Of Master Clock Frequencies

BCLK _R /CLKSEL	Master Clock Frequency Selected	
	GM3057	GM3054
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or Open Circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. MCLK_X and MCLK_R must be 2.048 MHz for the GM3057, and 1.536 MHz or 1.544 MHz for the GM3054 and need not be synchronous. For best transmission performance, however, MCLK_R should be synchronous with MCLK_X, which is easily achieved by applying only static logic levels to the MCLK_R/PDN pin. This will automatically connect MCLK_X to all internal MCLK_R functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS_X starts each encoding cycle and must be synchronous with MCLK_X and BCLK_X. FSR starts each decoding cycle and must be synchronous with BCLK_R which must be a clock. The logic levels shown in Table 1 are not valid for asynchronous operation. BCLK_X and BCLK_R may operate from 64 KHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The device can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both

frame sync pulses, FS_X and FS_R, must be one bit clock period long, with timing relationships specified in Figure 2. With FS_X high during a falling edge of BCLK_X the next rising edge of BCLK_X enables the D_X 3-State output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_X output. With FS_R high during a falling edge of BCLK_R (BCLK_X in synchronous mode), the next falling edge of BCLK_R latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

The use the long frame sync mode, both the frame sync pulses, FS_X and FS_R, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FS_X, the device will sense whether short or long frame sync pulses are being used. For 64 KHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The D_X TRI-STATE output buffer is enabled with the rising edge of FS_X or the rising edge of BCLK_X, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK_X rising edges clock out the remaining seven bits. The D_X output is disabled by the falling BCLK_X edge following the eighth rising edge, or by FS_X going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R, will cause the PCM data at D_R to be latched in on the next eight falling edge of BCLK_R (BCLK_X in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 KHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of compressing type according to μ -law (GM3054) or A-law (GM3057) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) or nominally 2.5V peak (see table of Transmission Characteristics). The FS_X frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D_X at the next FS_X pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which total 290 μ s. Any

offset voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive station consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 KHz. The decoder is A-law (GM3057) or μ -law (GM3054) and the 5th order low pass filter corrects for $\sin x/x$ attenuation due to the 8 KHz sample/hold. The filter

is then followed by a power amplifier capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS_R , the data at the D_R input is clocked in on the falling edge of the next eight $BCLK_R$ ($BCLK_X$) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is 10 μ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s ($d^{1/2}$ frame), which gives approximately 180 μ s.

Absolute Maximum Ratings

V_{CC} to GND	7V	Voltage at any Digital Input or Output	$V_{CC}+0.3V$ to GND $-0.3V$
V_{SS} to GND	-7V	Operating Temperature Range	-25°C to +125°C
Voltage at any Analog Input or Output	$V_{CC}+0.3V$ to $V_{SS}-0.3V$	Storage Temperature Range	-65°C to +150°C
		Lead Temperature (Soldering, 10 seconds)	300°C

Electrical Characteristics

Unless otherwise noted: $V_{CC}=5.0V \pm 5\%$, $V_{BB}=-5V \pm 5\%$, GND=0V, $T_A=0^\circ C$ to $70^\circ C$; typical characteristics specified at $V_{CC}=5.0V$, $V_{BB}=-5.0V$, $T_A=25^\circ C$; all signals are referenced to GND.

Operating Current

I_{CC0}	Power-Down Current			0.5	1.5	mA
I_{BB0}	Power-Down Current			0.05	0.3	mA
I_{CC1}	Active Current			6.0	9.0	mA
I_{BB1}	Active Current			6.0	9.0	mA

Digital Interface

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IL}	Input Low Voltage				0.6	V
V_{IH}	Input High Voltage		2.2			V
V_{OL}	Output Low Voltage	$D_X, I_L = -3.2\text{mA}$ $\overline{TS}_X, I_L = 3.2\text{mA}, \text{Open Drain}$			0.4 0.4	V V
V_{OH}	Output High Voltage	$D_X, I_H = -3.2\text{mA}$	2.4			V
I_{IL}	Input Low Current	$GND \leq V_{IN} \leq V_{IL}$, All Digital Inputs	-10		10	μA
I_{IH}	Input High Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-10		10	μA
I_{OZ}	Output Current in High Impedance State	$D_X, GND \leq V_O \leq V_{CC}$	-10		10	μA

Analog Interface With Transmit Input Amplifier

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{IXA}	Input Leakage Current	$-2.5\text{V} \leq V \leq +2.5\text{V}, VF_{X1}^+ \text{ or } VF_{X1}^-$	-200		200	nA
R_{IXA}	Input Resistance	$-2.5\text{V} \leq V \leq +2.5\text{V}, VF_{X1}^+ \text{ or } VF_{X1}^-$	10			M Ω
R_{OXA}	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R_{LXA}	Load Resistance	GS_X	10			K Ω
C_{LXA}	Load Capacitance	GS_X			50	pF
V_{OXA}	Output Dynamic Range	$GS_X, R_L \leq 10\text{K}\Omega$	± 2.8			V
A_{VXA}	Voltage Gain	$VF_{X1}^+ \text{ to } GS_X$	5000			V/V
F_{UXA}	Unity Gain Bandwidth		1	2		MHz
V_{OSXA}	Offset Voltage		-20		20	mV
V_{CMXA}	Common-Mode Voltage		-2.5		2.5	V
CMRRXA	Common-Mode Rejection Ratio		60			dB
PSRRXA	Power Supply Rejection Ratio		60			dB

Analog Interface With Receive Output


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
R_{ORF}	Output Resistance	Pin VF_{RO}		1	3	Ω
R_{LRF}	Load Resistance	$VF_{RO} = \pm 2.5\text{V}$	600			Ω
C_{LRF}	Load Capacitance				500	pF
V_{OSRO}	Output DC Offset Voltage		-200		200	mV

Timing Specifications

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$1/t_{PM}$	Frequency of Master Clocks	Depends on the Device Used and the BCLK _R /CLKSEL Pin		1.536		MHz
				1.544		MHz
		MCLK _X and MCLK _R		2.048		MHz
t_{WMH}	Width of Master Clock High	MCLK _X and MCLK _R	160			ns
t_{WML}	Width of Master Clock Low	MCLK _X and MCLK _R	160			ns
t_{RM}	Rise Time of Master Clock	MCLK _X and MCLK _R			50	ns
t_{FM}	Fall Time of Master Clock	MCLK _X and MCLK _R			50	ns
t_{SBFM}	Set-Up Time from BCLK _X High (and FS _X in Long Frame Sync Mode) to MCLK _X Falling Edge	First Bit Clock after the Leading Edge of FS _X	100			ns
t_{PB}	Period of Bit Clock		485	488	15,725	ns
t_{WBH}	Width of Bit Clock High	V _{IH} =2.2V	160			ns
t_{WBL}	Width of Bit Clock Low	V _{IL} =0.6V	160			ns
t_{RB}	Rise Time of Bit Clock	t _{PS} =488 ns			50	ns
t_{FB}	Fall Time of Bit Clock	t _{PB} =488 ns			50	ns
t_{HBF}	Holding Time from Bit Clock Low to Frame Sync	Long Frame Only	0			ns
t_{HOLD}	Holding Time from Bit clock High to Frame Sync	Short Frame Only	0			ns
t_{SFB}	Set-Up Time from Frame Sync to Bit Clock Low	Long Frame Only	80			ns
t_{DBD}	Delay Time from BCLK _X High to Data Valid	Load=150 pF plus 2 LSTTL Loads	0		180	ns
t_{XDP}	Delay Time to TS _X Low	Load=150 pF plus 2 LSTTL Loads			140	ns
t_{DZC}	Delay Time from BCLK _X Low to Data Output Disabled		50		165	ns
t_{DZF}	Delay Time to Valid Data from FS _X or BCLK _X , Whichever Comes Later	C _L =0 pF to 150 pF	20		165	ns
t_{SDB}	Set-Up Time from D _R Valid to BCLK _{R/X} Low		50			ns
t_{HBD}	Hold Time from BCLK _{R/X} Low to D _R Invalid		50			ns
t_{SF}	Set-Up time from FS _{X/R} to BCLK _{X/R} Low	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1)	50			ns
t_{HF}	Hold Time from BCLK _{X/R} Low to FS _{X/R}	Short Frame Sync Pulse (1 or 2 Bit Clock Periods Long) (Note 1)	100			ns
t_{HBF1}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _X or FS _R)	Long Frame Sync Pulse (from 3 to 8 Clock Periods Long)	100			ns
t_{WFL}	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			ns

Note 1: For short frame sync timing, FS_X and FS_R must go high while their respective bit clocks are high.

Timing Diagrams (Continued)
 Figure 3. Long Frame Sync Timing



Transmission Characteristics

Unless otherwise specified: $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V}\pm 5\%$, $V_{BB}=-5\text{V}\pm 5\%$, $\text{GND}=0\text{V}$, $f=1.02\text{ KHz}$, $V_{IN}=0\text{ dBm}$ 0, transmit input amplifier connected for unity-gain non-inverting.

Amplitude Response

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_{MAX}	Absolute Levels	Nominal 0 dBm0 Level is 4dBm (600 Ω)				
		0 dBm0				
		GM3054		1.2276		Vrms
		GM3057		1.2276		Vrms
G_{XA}	Transmit Gain, Absolute	Max Overload Level				
		GM3054 (3.17 dBm0) GM3057 (3.14 dBm0)		2.501 2.492		V_{PK} V_{PK}
G_{XR}	Transmit Gain, Relative to G_{XA}	$T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $V_{BB}=-5\text{V}$ Input at $G_{SX}=0\text{ dBm0}$ at 1020 Hz	-0.15		0.15	dB
G_{XRL}	Transmit Gain Variations with Level	f=16Hz			-40	dB
		f=50 Hz			-30	dB
		f=60 Hz			-26	dB
		f=200 Hz	-1.8		-0.1	dB
		f=300 Hz-3000 Hz	-0.15		0.15	dB
		f=3300 Hz	0.35		0.05	dB
		f=3400 Hz	-0.7		0	dB
		f=4000 Hz			-14	dB
		f=4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz			-32	dB
		G_{XAT}	Absolute Transmit Gain Variation with Temperature	$T_A=0^{\circ}\text{C}$ to 70°C		
G_{XAV}	Absolute Transmit Gain Variation with Supply Voltage	$V_{CC}=5\text{V}\pm 5\%$, $V_{BB}=-5\text{V}\pm 5\%$			± 0.05	dB
G_{XRL}	Transmit Gain Variations with Level	Sinusoidal Test method				
		Reference Level=-10 dBm0				
		$VF_{Xl}^*=-40\text{ dBm0}$ to +3 dBm0	-0.2		0.2	dB
		$VF_{Xl}^*=-50\text{ dBm0}$ to -40 dBm0	-0.4		0.4	dB
		$VF_{Xl}^*=-55\text{ dBm0}$ to -50 dBm0	-1.2		1.2	dB
G_{RA}	Receive Gain, Absolute	$T_A=25^{\circ}\text{C}$, $V_{CC}=5\text{V}$, $V_{BB}=-5\text{V}$ Input=Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	-0.15		0.15	dB
		$f=0\text{ Hz}$ to 3000 Hz	-0.15		0.15	dB
		f=3300 Hz	-0.35		0.05	dB
		f=3400 Hz	-0.7		0	dB
G_{RR}	Receive Gain, Relative to G_{RA}	f=4000 Hz			-14	dB
		$T_A=0^{\circ}\text{C}$ to 70°C			± 0.1	dB
		$V_{CC}=5\text{V}\pm 5\%$, $V_{BB}=-5\text{V}\pm 5\%$			± 0.05	dB
G_{RR}	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded-10 dBm0 Signal				
		PCM Level=-40 dBm0 to +3 dBm0	-0.2		0.2	dB
		PCM Level=-50 dBm0 to -40 dBm0	-0.4		0.4	dB
		PCM Level=-55 dBm0 to -50 dBm0	-1.2		1.2	dB
		$R_L=600\Omega$	-2.5		2.5	V
V_{RO}	Receive Output Drive Level					

Transmission Characteristics (Continued)

Unless otherwise specified: $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V}\pm 5\%$, $V_{BB}=-5\text{V}\pm 5\%$, $\text{GND}=0\text{V}$, $f=1.02\text{ KHz}$, $V_{IN}=0\text{ dBm0}$, transmit input amplifier connected for unity-gain noninverting.

Envelope Delay Distortion With Frequency

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
D_{XA}	Transmit Delay, Absolute	$f=1600\text{ Hz}$		290	315	μS
D_{XR}	Transmit Delay, Relative to D_{XA}	$f=500\text{ Hz-}600\text{ Hz}$		195	220	μS
		$f=600\text{ Hz-}800\text{ Hz}$		120	145	μS
		$f=800\text{ Hz-}1000\text{ Hz}$		50	75	μS
		$f=1000\text{ Hz-}1600\text{ Hz}$		20	40	μS
		$f=1600\text{ Hz-}2600\text{ Hz}$		55	75	μS
		$f=2600\text{ Hz-}2800\text{ Hz}$		80	105	μS
		$f=2800\text{ Hz-}3000\text{ Hz}$		130	155	μS
D_{RA}	Receive Delay, Absolute	$f=1600\text{ Hz}$		180	200	μS
D_{RR}	Receive Delay, Relative to D_{RA}	$f=500\text{ Hz-}1000\text{ Hz}$	-40	-25		μS
		$f=1000\text{ Hz-}1600\text{ Hz}$	-30	-20		μS
		$f=1600\text{ Hz-}2600\text{ Hz}$		70	90	μS
		$f=2600\text{ Hz-}2800\text{ Hz}$		100	125	μS
		$f=2800\text{ Hz-}3000\text{ Hz}$		145	175	μS

Noise

N_{XC}	Transmit Noise, C Message Weighted	GM3054 $V_{F_X I^*}=0$		12	15	dBmC0
N_{XP}	Transmit Noise, P Message Weighted	GM3057 $V_{F_X I^*}=0\text{V}$	-74		-69	dBmOp
N_{RC}	Receive Noise, C Message Weighted	GM3054 PCM Code Equals Alternating Positive and Negative Zero		8	11	dBmC0
N_{RP}	Receive Noise, P Message Weighted	GM3057 PCM Code Equals Positive Zero	-82		-79	dBmOp
N_{RS}	Noise, Single Frequency	$f=0\text{ KHz}$ to 100 KHz , Loop Around Measurement, $V_{F_X I^*}=0\text{ V}_{\text{rms}}$			-53	dBm0
PPSR_X	Positive Power Supply Rejection, Transmit	$V_{F_X I^*}=0\text{ V}_{\text{rms}}$ $V_{CC}=5.0\text{ V}_{\text{DC}}+100\text{ mV}_{\text{rms}}$ $f=0\text{ KHz-}50\text{ KHz}$	40			dBC
NPSR_X	Negative Power Supply Rejection, Transmit	$V_{F_X I^*}=0\text{ V}_{\text{ms}}$, $V_{BB}=-5.0\text{ V}_{\text{DC}}+100\text{ mV}_{\text{rms}}$ $f=0\text{ KHz-}50\text{ KHz}$	40			dBC
PPSR_R	Positive Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{CC}=5.0\text{ V}_{\text{DC}}+100\text{ mV}_{\text{rms}}$ $f=0\text{ Hz-}4000\text{ Hz}$ $f=4\text{ KHz-}25\text{ KHz}$ $f=25\text{ KHz-}50\text{ KHz}$	40			dBC
			40			dB
			36			dB
NPSR_R	Negative Power Supply Rejection, Receive	PCM Code Equals Positive Zero $V_{BB}=-5.0\text{ V}_{\text{DC}}+100\text{ mV}_{\text{rms}}$ $f=0\text{ Hz-}4000\text{ Hz}$ $f=4\text{ KHz-}25\text{ KHz}$ $f=25\text{ KHz-}50\text{ KHz}$	40			dBC
			40			dB
			36			dB

Transmission Characteristics (Continued)

Unless otherwise specified: $T_A=0^{\circ}\text{C}$ to 70°C , $V_{CC}=5\text{V}\pm 5\%$, $V_{BB}=-5\text{V}\pm 5\%$, $\text{GND}=0\text{V}$, $f=1.02\text{ KHz}$, $V_{IN}=0\text{ dBm0}$, transmit input amplifier connected for unity-gain noninverting.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
SOS	Spurious Out-of Band Signals at the Channel Output	Loop Around Measurement, 0 dBm0,				
		300 Hz-3400 Hz Input Applied to $V_{F_X}^*$, Measure Individual Image Signals at V_{F_R0}				
		4600 Hz-7600 Hz			-32	dB
		7600 Hz-8400 Hz			-40	dB
		8400 Hz-100,000 Hz			-32	dB

Distortion

STD _X	Signal to Total Distortion	Sinusoidal Test Method Level=3.0 dBm0 =0 dBm0 to -30 dBm0 =-40 dBm0 XMT RCV =-55 dBm0 XMT RCV	33			dBC
STD _R	Transmit or Receive		36			dBC
	Half-Channel		29			dBC
			30		-46	dB
			14		-46	dB
SFD _X	Single Frequency Distortion, Transmit				-41	dB
SFD _R	Single Frequency Distortion, Receive				-41	dB
IMD	Intermodulation Distortion	Loop Around Measurement, $V_{F_X}^* = -4\text{ dBm0}$ to -21 dBm0 , Two Frequencies in the Range 300 Hz-3400 Hz			-41	dB

Crosstalk

CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level	$f=300\text{ Hz-3400 Hz}$ $D_R=\text{Steady PCM Code}$	-90	-75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level	$f=300\text{ Hz-3400 Hz}$, $V_{F_X}^*=0\text{V}$	-90	-70	dB
				(Note 2)	

Note 1: Measured by extrapolation from the distortion test result.

Note 2: CT_{R-X} is measured with a -40dBm0 activating signal applied at $V_{F_X}^*=0\text{V}$

Encoding Format At D_X

	GM3054 μLaw	GM3057 A-Law (Includes Even Bit Inversion)
V_{IN} (at GS _X) = +Full-Scale	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0
V_{IN} (at GS _X) = 0V	{ 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
V_{IN} (at GS _X) = -Full-Scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0

Application Information

POWER SUPPLIES

While the pins of the GM3054 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GND pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μF supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB}.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μF capacitors.

RECEIVE GAIN ADJUSTMENT

For applications where a GM3054 family CODEC/FILTER receive output must drive a 600Ω load, but a peak swing lower than ±2.5V is required, the receive gain can be easily adjusted by inserting a matched T-pad or π-pad at the output. Table II lists the required resistor values for 600Ω terminations. As these are generally non-standard values, the equations can be used to compute the attenuation of the closest practical set of resistors. It may be necessary to use unequal values for the R1 or R4 arms of the attenuators to achieve a precise attenuation. Generally it is tolerable to allow a small deviation of the input impedance from nominal while still maintaining a good return loss. For example a 30 dB return loss against 600Ω is obtained if the output impedance of the attenuator is in the range 282Ω to 319Ω (assuming a perfect transformer).

T-Pad Attenuator



$$R1 = Z1 \left(\frac{N^2 + 1}{N^2 - 1} \right) - 2 \sqrt{Z1 \cdot Z2} \left(\frac{N}{N^2 - 1} \right)$$

$$R2 = 2 \sqrt{Z1 \cdot Z2} \left(\frac{N}{N^2 - 1} \right)$$


$$\text{Where } N = \sqrt{\frac{\text{Power In}}{\text{Power Out}}}$$

$$\text{and } S = \sqrt{\frac{Z1}{Z2}}$$

$$\text{Also: } Z = \sqrt{Z_{sc} \cdot Z_{oc}}$$

Where Z_{sc} = Impedance with short circuit termination
and Z_{oc} = Impedance with open circuit termination

π-Pad Attenuator



$$R3 = \sqrt{\frac{Z1 \cdot Z2}{2}} \left(\frac{N^2 - 1}{N} \right)$$

$$R4 = Z1 \left(\frac{N^2 - 1}{N^2 - 2NS + 1} \right)$$

Applications Information (Continued)

Table II. Attenuator Tables For $Z_1=Z_2=300\Omega$ (All Values In Ω)

dB	R1	R2	R3	R4
0.1	1.7	26k	3.5	52k
0.2	3.5	13k	6.9	26k
0.3	5.2	6.7k	10.4	17.4k
0.4	6.9	6.5k	18.8	13k
0.5	8.5	5.2k	17.3	10.5k
0.6	10.4	4.4k	21.3	8.7k
0.7	12.1	3.7k	24.2	7.5k
0.8	13.8	3.3k	27.2	6.5k
0.9	15.5	2.9k	31.1	5.8k
1.0	17.3	2.6k	34.6	5.2k
2	34.4	1.3k	70	2.6k
3	51.3	850	107	1.8k
4	68	650	144	1.3k
5	84	494	183	1.1k
6	100	402	224	900
7	115	380	269	785
8	379	284	317	698
9	143	244	370	630
10	156	211	427	527
11	168	184	490	535
12	180	161	550	500
13	190	142	635	473
14	200	125	720	450
15	210	110	616	430
16	218	98	924	413
18	233	77	1.17k	386
20	246	61	1.5k	366

Typical Synchronous Application

