

# IMI4350

# PHASE DETECTOR

May 1998  
Approved Product

CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

## PRODUCT DESCRIPTION


The IMI4350 is a member of a family of phaselock loop synthesizer ICs from International Microcircuits. This is a phase-frequency detector intended for use with high reference frequencies. Compatible with sinewave, ECL, TTL, and CMOS input waveforms makes the IMI4350 extremely versatile in wideband PLL applications.

The IMI4350 is a Type IV phase frequency detector which has eliminated by design the inherent dead zone which causes crossover distortion at the critical center lock point. The IMI circuitry enables consistent low noise loop designs using the simple single ended charge pump output. Lock detect output is also provided.

## PRODUCT FEATURES

- >40 MHz typical input frequency
- Low power consumption CMOS
- -163 dBc/Hz total phase noise floor
- No dead zone, by design
- Lock detect output
- Polarity switch to invert PDout polarity for active filtering
- 380  $\mu$ A Current Mode Charge Pump
- Unambiguous PLL acquisition
- Zero degree phase difference at lock
- ECL compatible inputs when AC coupled
- Sinewave inputs when AC coupled
- TTL, CMOS inputs can be DC coupled
- On- or off-chip reference oscillator operation
- Small 8 pin SOP package for SMT available
- 3-volt and 5-volt characterizations

## BLOCK DIAGRAM



## MAXIMUM RATINGS

Voltage Relative to VSS:	-0.3V to 7V
Voltage Relative to VDD	0.3V
Storage Temperature:	-65°C to 150°C
Ambient Temperature:	-40° C to 85° C
Recommended Operating Range:	4.5-5.5V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precaution should be taken to avoid application for any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range:

$$V_{ss} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD).

## PIN DESCRIPTIONS

PIN NO.	NAME	DESCRIPTION
1	OSCin	This input is self biased and is designed to be AC coupled for low level sinewave signals.
2	OSCout	Reference signal output can be used in conjunction with OSCin to form an internal crystal oscillator.
6	Fin	This input is intended to be AC coupled for low level sinewave signals. DC coupling can be used for CMOS logic level input signals.
4	VSS	Circuit ground.
8	VDD	Circuit positive power supply.
3	POL	Polarity switch default is low (internal pull down).
5	LD	Loct detect output. This signal goes LOW when the loop is out of lock.
7	Pdout	Single-ended charge pump output, usually used with passive loop filters. This signal operates according to the following:
	If POL = 0	<ul style="list-style-type: none"> <li>■ Frequency <math>f_v &gt; f_r</math> at the phase detector: negative pulses.</li> <li>■ Frequency <math>f_v &lt; f_r</math> at the phase detector: positive pulses.</li> <li>■ Frequency <math>f_v = f_r</math> at the phase detector: high-impedance state.</li> </ul>
Can be used with inverting amplifier	If POL = 1	<ul style="list-style-type: none"> <li>■ Frequency <math>f_v &gt; f_r</math> at the phase detector: positive pulses.</li> <li>■ Frequency <math>f_v &lt; f_r</math> at the phase detector: negative pulses.</li> <li>■ Frequency <math>f_v = f_r</math> at the phase detector: high-impedance state.</li> </ul>

May 1998  
Approved Product

CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

## PLL OPERATING CHARACTERISTICS

VDD = 5 VOLTS

Characteristics		Symbol		-40°C		0°C		25°C			70°C		85°C		Unit	Conditions
				Min	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max		
Dynamic	Operating Frequency	fin, Sine	-	50	-	-	-	-	50	-	40	-	40	MHz		
	Phase Noise Floor	fosc, Sine	-	50	-	-	-	-	50	-	40	-	40	MHz		
	Pin Capacitance	PDNF						-160						dBc/Hz		
		Cin		-	10			-	6	10			-	10	pF	
		Cout		-	10			-	6	10			-	10	pF	
Static	Input Voltages	VIL		1	1.5	-	1.5	-	2.75	1.5	-	1.5	-	1.5	Vdc	
		VIH		3.5	-	3.5	-	3.5	2.75	-	3.5	-	3.5	-		
	Output Voltages	VOL		-	0.05	-	0.05	-	0.0	0.05	-	.05	-	0.05	Vdc	
		VOH		4.95	-	4.95	-	4.95	5.0	-	4.95	-	4.95	-		
	Output Current	IOL	Logic	2.4	-			2.0	2.8	-			1.6	-		
			OSCout	1.2	-			1.0	1.4	-			0.8	-	mA	VOL = 0.40
		IOH	Logic	-2.4	-			-2.0	-2.8	-			-1.6	-	mA	VOH = 4.0
			OSCout	-1.2	-			-1.0	-1.4	-			-0.8	-	mA	VOH = 4.0
	Charge Pump	Icp						380						µA	Vdd = 5V	
	Supply Currents	IDD		-	10	-	10	-	7	10	-	10	-	10	mA	fosc=fin-10 MHz
ISB			-	150			-	40	150			-	150	µA	fosc=fin=0	




May 1998  
Approved Product

CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

PLL OPERATING CHARACTERISTICS																	
VDD = 3 VOLTS																	
Characteristics		Symbol		-40°C		0°C		25°C			70°C		85°C		Unit	Conditions	
				Min	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max			
Dynamic	Operating Frequency	fin,	Sine	-	40	-	-	30	-	40	-	-	-	40	MHz		
	Phase Noise Floor	fosc	Sine	-	40	-	-	30	-	40	-	-	-	40	MHz		
	Pin Capacitance	PDNF							-155						dBc/Hz		
	Capacitance	Cin			-	10			-	6	10			-	10	pF	
	Capacitance	Cout			-	10			-	6	10			-	10	pF	
Static	Input Voltages	VIL		-	0.9	-	1.5	-	1.35	0.9	-	1.5	-	0.9	Vdc		
	Output Voltages	VIH		2.1	-	-	-	2.1	1.65	-	-	-	2.1	-			
	Output Voltages	VOL		-	0.05	-	0.05	-	0.0	0.05	-	0.05	-	0.05	Vdc		
	Output Current	VOH		2.95	-	2.95	-	2.95	3.0	-	2.95	-	2.95	-			
	Output Current	IOL	Logic		1.6	-			1.4	2.0	-			0.8	-		
			OSCout		0.8	-			0.7	1.0	-			0.4	-	mA	VOL = 0.30
		IOH	Logic		-1.6	-			-1.4	-2.0	-			-0.8	-	mA	VOH = 2.4
			OSCout		-1.6	-			-0.7	-1.0	-			-0.4	-	mA	VOL = 2.4
	Charge Pump	Icp						240							µA	Vdd = 3V	
	Supply Currents	IDD			-	5	-	5	-	3	5	-	5	-	5	mA	fosc=fin-10 MHz
ISB				-	150			-	40	150			-	150	µA	fosc=fin=0	

May 1998  
Approved Product


CMOS LSI  
PLL FREQUENCY SYNTHESIZERS




May 1998  
Approved Product

CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

## CONNECTION DIAGRAM



## PHASE DETECTOR OUTPUT WAVEFORMS





**Note:** The Pdout state is equal to either VDD or VSS when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

May 1998  
Approved Product


CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

## PACKAGE DRAWING AND DIMENSIONS



SOP PACKAGE

8-PIN SOP DIMENSIONS						
SYMBOL	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	-	-	0.080	-	-	2.03
A <sub>1</sub>	0.0	0.0039	0.0078	0.0	0.10	0.20
A <sub>2</sub>	0.069	0.071	0.072	1.77	1.82	1.83
B	0.014	.016	.018	0.35	.040	0.45
C	0.007	-	0.009	0.17	-	0.23
D	0.203	0.207	0.210	5.15	5.25	5.35
E	0.205	0.208	0.213	5.20	5.30	5.40
e	0.050 BSC			1.27 BSC		
H	0.303	0.314	0.318	7.70	8.00	8.10
a	3°	6°	9°	3°	6°	9°
L	0.025	0.03	0.033	0.65	0.75	0.85




PDIP PACKAGE

8-PIN PLASTIC DIP DIMENSIONS						
SYMBOL	MILLIMETER			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	9.40	-	10.16	0.370	-	0.400
B	6.10	-	6.60	0.240	-	0.260
C	3.94	-	4.45	0.155	-	.175
D	0.38	-	0.51	0.015	-	0.020
F	1.02	-	1.52	0.040	-	0.060
G	2.54 BSC			0.100 BSC		
H	0.76	-	1.27	0.030	-	0.050
J	0.20	-	0.30	0.008	-	0.012
K	2.92	-	3.43	0.115	-	0.135
L	7.62 BSC			0.300 BSC		
M	-	-	8°	-	-	8°
N	0.51	-	0.76	0.020	-	0.030

### NOTES:

1. LEAD POSITIONAL TOLERANCE:



- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- PACKAGE CONTOUR OPTION (ROUND OR SQUARE CORNERS)
- DIMENSIONS A AND B ARE DATUMS
- DIMENSIONING AND TOLERANCE PER ANSI Y14.5M, 1982

May 1998  
Approved Product

CMOS LSI  
PLL FREQUENCY SYNTHESIZERS

<b>ORDERING INFORMATION</b>		
<b>Part Number</b>	<b>Package Type</b>	<b>Production Flow</b>
IMI4350xPB	8 PIN Plastic DIP	Industrial, -40°C to + 85°C
IMI4350xYB	8 PIN SOP	Industrial, -40°C to + 85°C

NOTE: The "x" following the IMI Device Number denotes the device revision. The ordering part number is formed by a combination of device number, device revision, package style, and screening as shown below.

Marking: Example: FS4350x  
Date Code  
Lot #

IMI4350xPB

