




4Mx4 CMOS EDO Dynamic RAM 3.3V PRELIMINARY*

PIN CONFIGURATION

300 MIL SOJ
TOP VIEW



PIN DESCRIPTION

A0-10	Address Inputs
I/O0-3	Data Input/Outputs
\overline{OE}	Output Enable
\overline{WE}	Write Enable
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
Vcc	Power Supply
GND	Ground
NC	Not Connected

PLASTIC PLUS™ FEATURES

- Fast Access Time (t_{RAC}): 60, 70ns
- Power Supply: 3.3V \pm 0.3V
- Packaging
 - 24/26 Plastic SOJ (MJ)
- Industrial and Military Temperature Ranges
- 5V Tolerant Inputs and I/Os
- Three-State Data Output
- Extended Data Out (EDO) Page Mode Access Cycle.
- TTL-Compatible Inputs and Outputs
- \overline{RAS} -Only Refresh
- \overline{CAS} Before \overline{RAS} Refresh
- Hidden Refresh
- 2K Cycle Refresh = 32ms
- Low Active Power Dissipation
- Low Standby Power Dissipation

** This data sheet describes a product under development, not fully characterized, and is subject to change without notice.*



ABSOLUTE MAXIMUM RATINGS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Operating Temperature, Storage Temperature, Short Circuit Output Current, Power Dissipation, Supply Voltage Range, and Voltage Range on any Pin.

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

* All voltage values are with respect to GND.

RECOMMENDED OPERATING CONDITIONS

Table with 5 columns: Parameter, Symbol, Min, Max, Unit. Rows include Supply Voltage, Input High Voltage, Input Low Voltage, Operating Temp. (Mil.), and Operating Temp. (Ind.).

* The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

CAPACITANCE

(TA = 25°C)


Table with 4 columns: Parameter, Symbol, Max, Unit. Rows include Address Input Capacitance, RAS and CAS Input Capacitance, OE Input Capacitance, WE Input Capacitance, and I/O Capacitance.

This parameter is guaranteed by design but not tested.

TRUTH TABLE

Large truth table with columns for Function, RAS, CAS, WE, OE, Address (tr, tc), and Data In/Out (I/O1-4). Rows include Standby, Read, Early Write, Read Write, EDO-Page-Mode Read, EDO-Page-Mode Early-Write, EDO-Page-Mode Read-Write, RAS-Only Refresh, Hidden Refresh (Read/Write), CBR Refresh, and Self Refresh.

AC TEST CIRCUIT



AC TEST CONDITIONS

Table with 3 columns: Parameter, Typ, Unit. Rows include Input Pulse Levels, Input Rise and Fall, Input and Output Reference Level, and Output Timing Reference Level.

NOTES:

Vz is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75 Ω. Vz is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.

**DC CHARACTERISTICS**(V_{CC} = 3.3V, GND = 0V, T_A = -55°C to +125°C)

Parameter	Test Condition	Symbol	Min	Max	Units
High Level Output Voltage	I _{OH} = -2.0mA	V _{OH}	2.4		V
Low Level Output Voltage	I _{OL} = 2.0mA	V _{OL}		0.4	V
Input Current (Leakage)	V _I = 0V to +5.5V All others = 0V	I _I	-2	2	μA
Output current (Leakage)	V _O = 0V to V _{CC} , C _{AS} high	I _O	-10	10	μA
Average Read or Write Cycle Current	minimum cycle	I _{CC1}		110	mA
Standby Current	TTL, R _{AS} and C _{AS} high	I _{CC2}		2	mA
	CMOS, R _{AS} and C _{AS} high	I _{CC2}		1	mA
Average EDO Page Current	R _{AS} low, C _{AS} cycling	I _{CC4}		100	mA

AC CHARACTERISTICS(Notes: 1, 2, 4-7, 12) (V_{CC} = 3.3V, GND = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	-60		-70		Units
		Min	Max	Min	Max	
Column Address Access Time	t _{AA}		30		35	ns
Column Address Setup to C _{AS} Precharge	t _{ACH}	15		15		ns
Column Address Hold Time (Reference to R _{AS})	t _{AR}	45		55		ns
Column Address Setup Time	t _{ASC}	0		0		ns
Row Address Setup Time	t _{ASR}	0		0		ns
Column Address to WE Delay Time (8)	t _{AWD}	49		65		ns
Access Time from C _{AS} (9)	t _{CAC}		15		20	ns
Column Address Hold Time	t _{CAH}	10		15		ns
C _{AS} Pulse Width	t _{CAS}	10	10,000	15	10,000	ns
C _{AS} Hold Time (CBR Refresh) (3)	t _{CHR}	10		15		ns
C _{AS} to Output in Low-Z	t _{CLZ}	0		0		ns
Data Output hold after next C _{AS} Low	t _{COH}	3		5		ns
C _{AS} Precharge Time (10)	t _{CP}	10		10		ns
Access Time from C _{AS} Precharge	t _{CPA}		35		40	ns
C _{AS} to R _{AS} Precharge Time	t _{CRP}	5		5		ns
C _{AS} Hold Time	t _{CSH}	45		55		ns
C _{AS} Setup Time (CBR Refresh)	t _{CSR}	5		5		ns
C _{AS} to WE Delay Time (8)	t _{CWD}	35		40		ns
Write Command to C _{AS} Lead Time	t _{CWL}	10		15		ns
Data-In Hold Time (11)	t _{DH}	10		12		ns
Data-In Setup Time (11)	t _{DS}	0		0		ns
Output Disable	t _{OD}	0	15	0	15	ns
Output Enable (12)	t _{OE}		15		20	ns
OE Hold Time from WE during Read-Modify-Write Cycle (13)	t _{OEH}	10		12		ns
OE High hold from C _{AS} High (13)	t _{OEHC}	10		10		ns
OE High Pulse Width	t _{OEHP}	5		10		ns
OE Low to C _{AS} High Setup Time	t _{OES}	5		5		ns
Output Buffer Turn-Off Delay (15)	t _{OFF}	0	15	0	15	ns

NOTES: See full list on page 5.

**AC CHARACTERISTICS**

(Notes: 1, 2, 4-7, 12) (Vcc = 3.3V, GND = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-60		-70		Units
		Min	Max	Min	Max	
\overline{OE} Setup Prior to \overline{RAS} during Hidden Refresh Cycle	tORD	0		0		ns
EDO-Page-Mode Read or Write Cycle Time	tpc	25		35		ns
EDO-Page-Mode Read-Write Cycle Time	tpRWC	56		85		ns
Access Time from \overline{RAS} (16)	trAC		60		70	ns
\overline{RAS} to Column Address Delay Time (16)	trAD	12		15		ns
Row Address Hold Time	trAH	10		10		ns
\overline{RAS} Pulse Width	trAS	60	10,000	70	10,000	ns
\overline{RAS} Pulse Width (EDO Page Mode)	trASP	60	125,000	70	125,000	ns
Random Read or Write Cycle Time	trc	104		130		ns
\overline{RAS} to \overline{CAS} Delay Time (17)	trCD	14	50	16	50	ns
Read Command Hold Time (referenced to \overline{CAS}) (18)	trCH	0		0		ns
Read Command Setup Time	trCS	0		0		ns
Refresh Period (2,048 cycles)	trEF		32		32	ms
\overline{RAS} Precharge Time	trP	40		50		ns
\overline{RAS} to \overline{CAS} Precharge Time	trPC	5		5		ns
Read Command Hold Time (referenced to \overline{RAS}) (18)	trRH	0		0		ns
\overline{RAS} Hold Time	trSH	15		15		ns
Read Write Cycle Time	trWC	140		180		ns
\overline{RAS} to \overline{WE} Delay Time (8)	trWD	79		90		ns
Write Command to \overline{RAS} Lead Time	trWL	15		15		ns
Transition Time (rise or fall)	tT	2	50	2	50	ns
Write Command Hold Time	twCH	10		12		ns
Write Command Hold Time (referenced to \overline{RAS})	twCR	45		56		ns
\overline{WE} Command Setup Time (8)	twCS	0		0		ns
Output Disable Delay from \overline{WE}	twHZ	0	15	0	16	ns
Write Command Pulse Width	twP	5		12		ns
\overline{WE} Pulse to Disable at \overline{CAS} High	twPZ	10		12		ns
\overline{WE} Hold Time (CBR Refresh)	twRH	10		10		ns
\overline{WE} Hold Time (CBR Refresh)	twRP	10		10		ns

NOTES: See full list on next page.

**NOTES:**

1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
2. An initial pause of 100 μ s is required after power-up, followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -only or CBR with $\overline{\text{WE}}$ High), before proper device operation is ensured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
3. Enables on-chip refresh and address counters.
4. AC characteristics assume $t_r = 2.5\text{ns}$.
5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
7. Measured with a load equivalent to two TTL gates and 100pF; and $V_{OL} = 0.8\text{V}$ and $V_{OH} = 2\text{V}$.
8. t_{wcs} , t_{rwD} , t_{awD} and t_{cwD} are not restrictive operating parameters. t_{wcs} applies to Early Write cycles. t_{rwD} , t_{awD} and t_{cwD} apply to Read-Modify-Write cycles. If $t_{\text{wcs}} \geq t_{\text{wcs}}(\text{min})$, the cycle is an Early Write cycle and the data output will remain an open circuit throughout the entire cycle. *If $t_{\text{wcs}} < t_{\text{wcs}}(\text{min})$ and $t_{\text{rwD}} \geq t_{\text{rwD}}(\text{min})$, $t_{\text{awD}} \geq t_{\text{awD}}(\text{min})$ and $t_{\text{cwD}} \geq t_{\text{cwD}}(\text{min})$, the cycle is a Read-Modify-Write and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held High and $\overline{\text{WE}}$ taken Low after $\overline{\text{CAS}}$ goes Low results in a Late Write ($\overline{\text{OE}}$ -controlled) cycle. t_{wcs} , t_{rwD} , t_{cwD} and t_{awD} are not applicable in a Late Write cycle.
9. Requires that t_{AA} and t_{AC} are not violated.
10. If $\overline{\text{CAS}}$ is Low at the falling edge of $\overline{\text{RAS}}$, O will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed High for t_{CP} .
11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in Early Write cycles and $\overline{\text{WE}}$ leading edge in Late Write or Read-Modify-Write cycles.
12. If $\overline{\text{OE}}$ is tied permanently Low, Late Write or Read-Modify-Write operations are not permissible and should not be attempted. Additionally, $\overline{\text{WE}}$ must be pulsed during $\overline{\text{CAS}}$ High time in order to place I/O buffers in High-Z.
13. Late Write and Read-Modify-Write cycle must have both t_{OP} and t_{OE} met ($\overline{\text{OE}}$ High during Write cycle) in order to ensure that the output buffers will be open during the Write cycle. The I/Os will provide the previously read data if $\overline{\text{CAS}}$ remains Low and $\overline{\text{OE}}$ is taken back Low after t_{OE} is met. If $\overline{\text{CAS}}$ goes High prior to $\overline{\text{OE}}$ going back Low, the I/Os will remain open.
14. Requires that t_{AA} and t_{AC} are not violated.
15. $t_{\text{OFF}}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} . It is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.
16. The $t_{\text{RAD}}(\text{max})$ limit is no longer specified. $t_{\text{RAD}}(\text{max})$ was specified as a reference point only. If t_{RAD} was greater than the specified $t_{\text{RAD}}(\text{max})$ limit, then access time was controlled exclusively by t_{AA} (t_{AC} and t_{AC} no longer applied). With or without the $t_{\text{RAD}}(\text{max})$ limit, t_{AA} and t_{AC} must always be met.
17. The $t_{\text{RCO}}(\text{max})$ limit is no longer specified. $t_{\text{RCO}}(\text{max})$ was specified as a reference point only. If t_{RCO} was greater than the specified $t_{\text{RCO}}(\text{max})$ limit, then access time was controlled exclusively by t_{AC} ($t_{\text{AC}}(\text{min})$ no longer applied). With or without the t_{RCO} limit, t_{AA} , t_{AC} and t_{AC} must always be met.
18. Either t_{RCH} or t_{RRH} must be satisfied for a Read cycle.



GENERAL DESCRIPTION

The WPDE4M4V-XMJX is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. RAS is used to latch the row address. Once the page has been opened by RAS, CAS is used to latch the column address. Read and Write cycles are selected with the WE input.

A logic High on \overline{WE} dictates Read mode, while a logic Low on \overline{WE} dictates Write mode. During a Write cycle, data-in (I) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. An Early Write occurs when \overline{WE} is taken Low prior to \overline{CAS} falling. A Late Write or Read-Modify-Write occurs when \overline{WE} falls after \overline{CAS} is taken Low. During Early Write cycles, the data outputs (O) will remain High-Z regardless of the state of \overline{OE} . During Late Write or Read-Modify-Write cycles, \overline{OE} must be taken High to disable the data outputs prior to applying input data. If a Late Write or Read-Modify-Write is attempted while keeping \overline{OE} Low, no write will occur, and the data outputs will drive read data from the accessed location.

The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} .

PAGE ACCESS

Page operations allow faster data operations (Read, Write or Read-Modify-Write) within a row address defined page boundary. The Page cycle is always initiated with a row address strobed-in by RAS, followed by a column address strobed-in by CAS. CAS may be toggled-in by holding \overline{RAS} Low and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS High terminates the Page Mode of operation.

EDO PAGE MODE

The 4M x 4 EDO DRAM provides EDO Page Mode, which is an accelerated Fast Page Mode cycle. The primary advantage of EDO is the availability of data-out even after CAS returns High. EDO allows CAS precharge time (tcp) to occur without the output data going invalid. This elimination of CAS output control allows pipeline Reads.

Fast Page Mode DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO Page Mode DRAMs operate like Fast Page Mode DRAMs, except data will remain valid or become valid after \overline{CAS} goes High during Reads, provided RAS and \overline{OE} are held Low. If \overline{OE} is pulsed while RAS and CAS are Low, data will toggle from valid data to High-Z and back

to the same valid data. If \overline{OE} is toggled or pulsed after \overline{CAS} goes High while \overline{RAS} remains Low, data will transition to and remain High-Z. \overline{WE} can also perform the function of disabling the output devices under certain conditions.

During an application, if the I/O outputs are wire OR'd \overline{OE} must be used to disable idle banks of DRAMs. Alternatively, pulsing \overline{WE} to the idle banks during CAS high time will also High-Z the outputs. Independent of \overline{OE} control, the outputs will disable after tOFF, which is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

REFRESH


Preserve correct memory cell data by maintaining power and executing any \overline{RAS} cycle (Read, Write) or \overline{RAS} refresh cycle (\overline{RAS} -only, CBR or Hidden) so that all 2,048 combinations of RAS addresses are executed within tREF(max), regardless of sequence. The CBR cycle will invoke the internal refresh counter for automatic RAS addressing.

STANDBY

Returning \overline{RAS} and \overline{CAS} High terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS High time.



PACKAGE DIMENSION: 24/26 PIN, 300 MIL PLASTIC SOJ



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W P D E 4 M 4 V X - X X M J X X

SHIPPING METHODS:

- Blank = Rails (PLCC, SOJ, and DIP) or Trays (BGA and TSOP)
- R = Tape and Reel

DEVICE GRADE:

- M = Military Temperature -55°C to +125°C
- I = Industrial Temperature -40°C to +85°C

PACKAGE:

MJ = 24/26 Plastic SOJ (300 mil)

ACCESS TIME (ns)

IMPROVEMENT MARK

- B = Burn-in
- T = Temperature Cycle
- C = Burn-in and Temp Cycle

Low Voltage Supply 3.3V ± 0.3V

ORGANIZATION, 4M x 4

E = Extended Data Out Mode (EDO)

DRAM

PLASTIC PLUS™

WHITE MICROELECTRONICS