
AUGUST 1992-REVISED OCTOBER 1992

- Members of the Texas Instruments
 SCOPE ™ Family of Testability Products
- Members of the Texas Instruments Widebus ™ Family
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- Include D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Two Boundary-Scan Cells per I/O for Greater Flexibility
- State-of-the-Art EPIC-IIB ™ BICMOS Design Significantly Reduces Power Dissipation

- SCOPE ™ Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions, Optional INTEST, and P1149.1A CLAMP and HIGHZ
 - Parallel Signature Analysis at Inputs With Masking Option
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Shrink Quad Flat Pack (PM) and 68-Pin Ceramic Quad Flat Pack (HV)

SN54ABT18652 . . . HV PACKAGE (TOP VIEW)




NC ~ No internal connection

SCOPE, Widebus, and EPIC-IIB are trademarks of Texas Instruments Incorporated.



AUGUST 1992-REVISED OCTOBER 1992



description

The SN54ABT18652 and SN74ABT18652 scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPE™ testability IC family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPETM bus transceivers and registers.

Data flow in each direction is controlled by clock (CLKAB and CLKBA), select (SAB and SBA), and output-enable (OEAB and OEBA) inputs. For A-to-B data flow, data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). When OEAB is high, the B outputs are active. When OEAB is low, the B outputs are in the high-impedance state. Control for B-to-A data flow is similar to that for A-to-B data flow but uses CLKBA, SBA, and OEBA inputs. Since the OEBA input is active-low, the A outputs are active when OEBA is low and are in the high-impedance state when OEBA is high. Figure 1 illustrates the four fundamental bus-management functions that may be performed with the 'ABT18652.



AUGUST 1992-REVISED OCTOBER 1992

description (continued)

In the test mode, the normal operation of the SCOPETM bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry can perform other testing functions such as parallel signature analysis on data inputs and pseudo-random pattern generation from data outputs. All testing and scan operations are synchronized to the TAP interface.

Additional flexibility is provided in the test mode through the use of two boundary scan cells (BSCs) for each I/O pin. This allows independent test data to be captured and forced at either bus (A or B). A PSA/COUNT instruction is also included to ease the testing of memories and other circuits where a binary count addressing scheme is useful

The SN54ABT18652 is characterized over the full military temperature range of -55°C to 125°C. The SN74ABT18652 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (normal mode, each 9-bit section)

				(***		40, 00011 0 511 0	,	
	INPUTS				DAT	A I/O	OPERATION OR FUNCTIO	
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A9	B1 THRU B9	OPERATION OR FUNCTION
L	н	L	L	X	×	Input disabled	Input disabled	Isolation
L	н	†	†	×	х	Input	Input	Store A and B data
X	н	t	L	X	X	Input	Unspecified [†]	Store A, hold B
н	н	†	Ť	X‡	×	Input	Output	Store A in both registers
L	х	L	t	х	x	Unspecified [†]	Input	Hold A, store B
L	L	†	†	х	X‡	Output	Input	Store B in both registers
L	L	Х	Х	X	L	Output	Input	Real-time B data to A bus
L	Ļ	X	L	X	н	Output	Input	Stored B data to A bus
н	н	X	х	L	х	Input	Output	Real-time A data to B bus
н	н	L	X	н	X	Input	Output	Stored A data to B bus
н	L	L	L	н	н	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.



Select control = L: clocks can occur simultaneously.
 Select control = H: clocks must be staggered in order to load both registers.





Figure 1. Bus-Management Functions



functional block diagram



Pin numbers shown are for the PM package.



AUGUST 1992-REVISED OCTOBER 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, V _{CC} 0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)
Input voltage range, V _I (I/O ports) (see Note 1)
Voltage range applied to any output in the high state or power-off state, V _O 0.5 V to 5.5 V
Current into any output in the low state, Io: SN54ABT18652
SN74ABT18652
10 4 -1 4 0 0 0

 $\label{eq:local_$

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. For the SN74ABT18652 (PM package), the power derating factor for ambient temperatures greater than 55°C is -10.5 mW/°C.

recommended operating conditions (see Note 3)

		SN54AB	Г18652	SN74AB1	UNIT	
		MIN	MAX	MIN	MAX	5,411
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		8.0	٧
Vi	Input voltage	0	Vcc	0	Vcc	٧
Гон	High-level output current		-24		-32	mA
loL	Low-level output current		48		64	mA
Δt/Δν	Input transition rise or fall rate		10		10	ns/V
TA	Operating free-air temperature	-55	125	40	85	ů

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

AUGUST 1992-REVISED OCTOBER 1992

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 4)

PARAMETER	TEST CONDITIONS			1	A = 25°	-	SN54AB	18652	SN74AB		
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
V _{IK}						-1.2		-1.2	-	-1.2	V
- IK	V _{CC} = 4.5 V,	I _{OH} = -3	mA	2.5			2.5		2.5		
V	V _{CC} = 5 V,	I _{OH} = -3	mA	3			3		3		v
V _{OH}	V _{CC} = 4.5 V,	l _{OH} ≈ - 2	4 mA	2			2				v
	V _{CC} = 4.5 V _i	l _{OH} ≃ 33	2 mA	2‡				-	2		
	V _{CC} = 4.5 V,					0.55		0.55			v
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 64 r	пA			0.55‡				0.55	V
11	V _{CC} = 5.5 V, V _I = V _{CC} or GND		CLK, OEAB, OEBA, S, TCK			±1		±1		±1	μА
			A or B ports			±100		±100		±100	
lін	V _{CC} = 5.5 V, V ₁ = 1	√cc	TDI, TMS			10		10		10	μA
I _{FL}	$V_{CC} = 5.5 \text{ V, V}_{I} = 0$	GND	TDI, TMS			-160		-160		-160	μA
lozh [§]	V _{CC} = 5.5 V,	$V_0 = 2.7$	V			50		50		50	μΑ
lozL [§]	$V_{CC} = 5.5 \text{ V},$	$V_0 = 0.5$	V			-50		-50		-50	μA
I _{OFF}	V _{CC} = 0,	V _I or V _O	5.5 V			±100		± 450		±100	μΑ
ICEX	V _{CC} = 5.5 V, V _O =	5.5 V	Outputs high			50		50		50	μΑ
lo [¶]	V _{CC} = 5.5 V,	V _O = 2.5	V	-50	-100	-180	-50	-180	-50	-180	mA
	V _{CC} = 5.5 V,	4	Outputs high			4		4		4	
Icc	l _O ≈ 0,	A or B ports	Outputs low			80		80		80	mA
	V _I = V _{CC} or GND ports		Outputs disabled			4	_	4		4	
Δl _{CC} #	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND					1.5		1.5		1.5	mA
Ci	V _i = 2.5 V or 0.5 V Control inpo		Control inputs		4			-		-	pF
Cio	V _O = 2.5 V or 0.5	V	A or B ports		10						pF
Co	V _O = 2.5 V or 0.5	V	TDO		8				-		рF

NOTE 4: Preliminary specifications based on SPICE analysis



[†] All typical values are at V_{CC} = 5 V.

[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

The parameters I_{OZH} and I_{OZL} include the input leakage current.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

^{*} This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

AUGUST 1992-REVISED OCTOBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

			SN54AB	SN54ABT18652		SN74ABT18652		
			MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency	CLKAB or CLKBA	0	100	0	100	MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low			3		ns	
t _{su}	Setup time	A before CLKAB† or B before CLKBA†			5		ns	
t _h	Hold time	A after CLKAB† or B after CLKBA†			0		ns	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

			SN54ABT18652		SN74AB	118157	
			MIN	MAX	SN74ABT1 MIN 0 5 5 6 0 0 0 0 5 5 6	MAX	UNIT
f _{clock}	Clock frequency	TCK	0	50	0	50	MHz
tw	Pulse duration	TCK high or low			5		ns
t _{su}		A, B, CLK, OEAB, OEBA, or S before TCK†			5		
	Setup time	TDI before TCK†		_	6		ns
		TMS before TCK†			6		
		A, B, CLK, OEAB, OEBA, or S after TCK†	1		0		
th	Hold time	TDI after TCK†			0		ns
		TMS after TCK†			0		
t _d	Delay time	Power up to TCK†			50		ns
ţ,	Rise time	V _{CC} power up			1		μS

NOTE 4: Preliminary specifications based on SPICE analysis

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Note 4 and Figure 2)

							_	•			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54AB	T18652	SN74ABT18652		UNIT	
	(,	(000.)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}	CLKAB or CLKBA	_	100	130		100		100		MHz	
t _{PLH}	A or B	B or A						1	6		
t _{PHL}								1 "	6	ns	
t _{PLH}	CLKAB or CLKBA	CLKAB or CLKBA	B or A						2	6	
t _{PHL}			BUIA						2	6	ns
tесн	CAR or CRA	SAB or SBA	B or A						2	8	
t _{PHL}	SAB OF SBA	BUIA						2	8	ns	
tezh	OEAB or OEBA	B or A						2	7.5		
tpZL	OLAB OF CEBA	D OF A						2	7.5	ns	
t _{PHZ}	OEAB or OEBA	B or A	İ					2	7.5		
t _{PLZ}] "	D OF A				·		2	7.5	ns	


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		_{CC} = 5 \ _A = 25°C		SN54ABT18652		SN74ABT18652		UNIT	
	(,	(00.1.01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}	TCK		50	90		50		50		MHz	
t _{РLН}	tcki	A or B						3	12		
t _{PHL}		^ OI B						3	12	ns	
t _{PLH}	TCK↓	TDO						2	7		
t _{PHL}	ION	100						2	7	ns	
^t PZH	TCK‡	TCKI	A or B						3	14	
tpZL		7015						3	14	ns	
^t PZH	TCK.	TDO						2	8		
¹ PZL	ickţ	100						2	8	ns	
t _{PHZ}	TCK.	A or D						3	14	ns	
t _{PLZ}		A or B						3	14		
t _{PHZ}	TOVI	TDO						2	8		
t _{PLZ}	TCK.	TDO						2	8	ns	

NOTE 4: Preliminary specifications based on SPICE analysis



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR $_{\rm s}$ 10 MHz, $Z_{\rm o}$ = 50 Ω , $t_{\rm f}$ $_{\rm s}$ 2.5 ns, $t_{\rm f}$ $_{\rm s}$ 2.5 ns.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms