

---

# HN62W5016N Series

524288-word × 32-bit/1048576-word × 16-bit CMOS MASK  
Programmable ROM

# HITACHI

Preliminary

---

## Description

The HN62W5016N is a 16-Mbit CMOS mask-programmable ROM organized either as 524,288-word by 32-bit or as 1,048,576-word by 16-bit. Realizing low power consumption, this memory is allowed for battery operation. And a high speed access of 120/150 ns is the most suitable to the system using a high speed micro-computer by 32-bit.

## Features

- Low voltage operation: 3.3 V ± 0.3 V
- High Speed  
Normal access time: 120 ns/150 ns (max)  
Page access time: 40 ns/50 ns (max)
- Low power consumption  
Active: 360 mW (max)  
Standby: 0.72 mW (max)  
Power down mode: 36 μW (max)
- Double word-wide or word-wide data organization with DW/W
- 4 double-word page access on double word-wide mode
- 8 word page access on word-wide mode
- Three-state data output for or-tying
- LVTTTL compatible


## Ordering Information

Type No.	Access Time	Package
HN62W5016NF-12	120 ns	70 pin plastic SSOP (FP-70DS)
HN62W5016NF-15	150 ns	

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

# HN62W5016N Series

## Pin Arrangement




**Pin Description**

<b>Pin name</b>	<b>Function</b>
A2 to A18	Address inputs
A-1, A0 to A1	Page address inputs
D0 to D31	Data output
DW/W	32/16 bit (Double word/word) mode switch inputs
$\overline{\text{CE}}$	Chip enable
$\overline{\text{OE}}$	Output enable
$\overline{\text{PWD}}$	Power down input
NC	No connection
V <sub>DD</sub>	Power supply
V <sub>SS</sub>	Ground

# HN62W5016N Series

## Block Diagram



## Mode Selection

Mode	Pin					Data output		Address input	
	PWD	CE	OE	DW/W	D31/A-1	D0-D15	D16-D31	LSB	MSB
Power down	L	x <sup>1</sup>	x	x	x	High-Z <sup>2</sup>	High-Z	—	—
Standby	H	H	x	x	x	High-Z	High-Z	—	—
Output disable	H	L	H	x	x	High-Z	High-Z	—	—
Read (32-bit)	H	L	L	H	Dout	D0 to D15	D16 to D31	A0	A18
Read (16-bit)	H	L	L	L	L	D0 to D15	High-Z	A-1	A18
Read (16-bit)	H	L	L	L	H	D16 to D31	High-Z	A-1	A18

Notes: 1. x: Don't care.  
2. High-Z: High impedance.

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Note
Supply voltage	$V_{DD}$	-0.3 to +5.5	V	1
All input and output voltage	$V_{in}, V_{out}$	-0.3 to $V_{DD} + 0.3$	V	1
Operating temperature range	$T_{opr}$	0 to +70	°C	
Storage temperature range	$T_{stg}$	-55 to +125	°C	
Temperature under bias	$T_{bias}$	-20 to +85	°C	

Note: 1. With respect to  $V_{SS}$

**Recommended DC Operating Conditions ( $V_{SS} = 0$  V,  $T_a = 0$  to  $70^\circ\text{C}$ )**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	$V_{DD}$	3.0	3.3	3.6	V
Input voltage	$V_{IH}$	2.2	—	$V_{DD} + 0.3$	V
	$V_{IL}$	-0.3	—	0.8	V

**DC Characteristics ( $V_{DD} = 3.3 \pm 0.3$  V,  $V_{SS} = 0$  V,  $T_a = 0$  to  $70^\circ\text{C}$ )**

Parameter	Symbol	Min	Max	Unit	Test Conditions
Operating power supply current	$I_{DD}$	—	100	mA	$V_{DD} = 3.6$ V, $I_{DOUT} = 0$ mA, $t_{RC} = \text{min}$
Standby power supply current	$I_{SB1}$	—	200	$\mu\text{A}$	$V_{DD} = 3.6$ V, $\overline{CE} \geq V_{DD} - 0.2$ V
	$I_{SB2}$	—	3	mA	$V_{DD} = 3.6$ V, $\overline{CE} \geq 2.2$ V
Power down supply current	$I_{PWD}$	—	10	$\mu\text{A}$	$V_{DD} = 3.6$ V, $\overline{PWD} \leq 0.2$ V
Input leakage current	$ I_{IL} $	—	10	$\mu\text{A}$	$V_{IN} = 0$ to $V_{DD}$
Output leakage current	$ I_{OL} $	—	10	$\mu\text{A}$	$\overline{CE} = 2.2$ V, $V_{OUT} = 0$ to $V_{DD}$
Output voltage	$V_{OH}$	2.4	—	V	$I_{OH} = -2$ mA
	$V_{OL}$	—	0.4	V	$I_{OL} = 2$ mA

**Capacitance ( $V_{DD} = 3.3 \pm 0.3$  V,  $V_{SS} = 0$  V,  $T_a = 25^\circ\text{C}$ ,  $V_{IN} = 0$  V,  $f = 1$  MHz)**

Parameter	Symbol	Min	Max	Unit
Input capacitance <sup>1</sup>	$C_{in}$	—	10	pF
Output capacitance <sup>1</sup>	$C_{out}$	—	15	pF

Note: 1. This parameter is sampled and not 100% tested. D31/A-1 pin is output.

## HN62W5016N Series

### AC Characteristics ( $V_{DD} = 3.3 \pm 0.3$ V, $V_{SS} = 0$ V, $T_a = 0$ to $70^\circ\text{C}$ )


- Output load: 1TTL +  $C_L = 100$  pF (including jig capacitance)
- Input pulse level: 0.4 to 2.4 V
- Input and output timing reference level: 1.4 V
- Input rise and fall time: 5 ns

Parameter	Symbol	HN62W5016N-12		HN62W5016N-15		Unit	Note
		Min	Max	Min	Max		
Read cycle time	$t_{RC}$	120	—	150	—	ns	
Page read cycle time	$t_{PC}$	40	—	50	—	ns	
Address access	$t_{AA}$	—	120	—	150	ns	
Page access time	$t_{PA}$	—	40	—	50	ns	
$\overline{CE}$ access time	$t_{ACE}$	—	120	—	150	ns	
$\overline{OE}$ access time	$t_{OE}$	—	40	—	50	ns	
DW/W access time	$t_{DWW}$	—	120	—	150	ns	
Output hold time from address change	$t_{DHA}$	0	—	0	—	ns	
Output hold time from $\overline{CE}$	$t_{DHC}$	0	—	0	—	ns	
Output hold time from $\overline{OE}$	$t_{DHO}$	0	—	0	—	ns	
Output hold time from DW/W	$t_{DHD}$	0	—	0	—	ns	
Output hold time from $\overline{PWD}$	$t_{DHP}$	0	—	0	—	ns	
$\overline{CE}$ to output in high-Z	$t_{CHZ}$	—	40	—	50	ns	1
$\overline{OE}$ to output in high-Z	$t_{OHZ}$	—	40	—	50	ns	1
DW/W to output in high-Z	$t_{DHZ}$	—	40	—	50	ns	1
$\overline{CE}$ to output in low-Z	$t_{CLZ}$	5	—	5	—	ns	
$\overline{OE}$ to output in low-Z	$t_{OLZ}$	5	—	5	—	ns	
DW/W to output in low-Z	$t_{DLZ}$	5	—	5	—	ns	
Recovery time from $\overline{PWD}$	$t_R$	10	—	10	—	$\mu\text{s}$	


Note: 1.  $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{DHZ}$  are defined as the time at which the output achieves the open circuit conditions and are not referred to output voltage levels.

Timing Waveforms

Double Word Mode (DW/W = 'V<sub>IH</sub>') or Word Mode (DW/W = 'V<sub>IL</sub>')




Double Word Mode, Word Mode Switch




# HN62W5016N Series


## Page Mode



## Power Down Mode



Power Up Sequence



# HN62W5016N Series

## Package Dimensions

HN62W5016NF Series (FP-70DS)

Unit: mm

