

M5M27C401K-12,-15

**4194304-BIT(524288-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

MITSUBISHI (MEMORY/ASIC)


DESCRIPTION

The Mitsubishi M5M27C401K is a high-speed 4194304-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C401K is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in a 32 pin DIP with a transparent lid.

FEATURES

- 524288 word x 8 bit organization
- Access time M5M27C401K-12 120ns (max.)
M5M27C401K-15 150ns (max.)
- Two line control \overline{OE} , \overline{CE}
- Low power current (I_{CC}): Active 30mA (max.)
(I_{SB2}): Stand by 0.1mA (max.)
- Single 5V power supply
- Programming voltage 12.75V
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP
- Byte programming algorithm


PIN CONFIGURATION (TOP VIEW)



APPLICATION

Microcomputer systems and peripheral equipment

BLOCK DIAGRAM



M5M27C401K-12,-15

MITSUBISHI (MEMORY/ASIC)

**4194304-BIT(524288-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{18}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the \overline{CE} signal is high, the device is in the stand by mode or power-down mode.

Programming

(Byte programming algorithm)

The M5M27C401K enters the byte programming mode when 12.75V is supplied to the V_{PP} power supply input

and \overline{OE} is at high level. A location is designated by address signals ($A_0 \sim A_{18}$), and the data to be programmed must applied at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). In this state, byte programming is completed when \overline{CE} is at low level.

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

MODE SELECTION

Mode	Pins	\overline{OE} (22)	\overline{OE} (24)	V_{PP} (1)	V_{CC} (32)	Data I/O (13~15, 17~21)
Read		V_{IL}	V_{IL}	5V	5V	Data out
Output disable		V_{IL}	V_{IH}	5V	5V	Floating
Standby (Power down)		V_{IH}	X*	5V	5V	Floating
Programming		V_{IL}	V_{IH}	12.75V	6.25V	Data in
Program verify		V_{IH}	V_{IL}	12.75V	6.25V	Data out
Program inhibit		V_{IH}	V_{IH}	12.75V	6.25V	Floating

*: X can be either V_{IL} or V_{IH} .

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
V_{I1}	All input or output voltage except V_{PP} , A_9	With respect to Ground	-0.6~7	V
V_{I2}	V_{PP} supply voltage		-0.6~14.0	V
V_{I3}	A_9 supply voltage		-0.6~13.5	V
T_{opr}	Operating temperature		-10~80	°C
T_{stg}	Storage temperature		-65~125	°C

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.



READ OPERATION

DC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{PP}=V_{CC}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input load current	$V_{IN}=0-V_{CC}$			10	μA
I_{LO}	Output leakage current	$V_{OUT}=0-V_{CC}$			10	μA
I_{PP1}	V_{PP} current read	$V_{PP}=V_{CC}=5.5\text{V}$		1	100	μA
I_{SB1}	V_{CC} current standby	$\overline{CE}=V_{IH}$			1	mA
I_{SB2}		$\overline{CE}=V_{CC}$		1	100	μA
I_{CC1}	V_{CC} current Active	$\overline{CE}=\overline{OE}=V_{IL}$			30	mA
I_{CC2}		$f=8.33\text{MHz}$, $I_{OUT}=0\text{mA}$			30	mA
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.2		$V_{CC}+1$	V
V_{OL}	Output low voltage	$I_{OL}=2.1\text{mA}$			0.45	V
V_{OH}	Output high voltage	$I_{OH}=-400\mu\text{A}$	2.4			V


Note 2: Typical values are at $T_a=25^\circ\text{C}$ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit
			M5M27C401K-12		M5M27C401K-15		
			Min	Max	Min	Max	
$t_{a(AD)}$	Address to output delay	$\overline{CE}=\overline{OE}=V_{IL}$		120		150	ns
$t_{a(CE)}$	\overline{CE} to output delay	$\overline{OE}=V_{IL}$		120		150	ns
$t_{a(OE)}$	\overline{OE} to output delay	$\overline{CE}=V_{IL}$		60		60	ns
t_{DF}	\overline{OE} high to output float	$\overline{CE}=V_{IL}$	0	50	0	50	ns
t_{OH}	Output hold from \overline{CE} , \overline{OE} or address		0		0		ns


Note 3: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL}=0.45\text{V}$, $V_{IH}=2.4\text{V}$
 Input rise and fall times: $\leq 10\text{ns}$
 Reference voltage at timing measurement: 1.5V

Output load: 1TTL gate + C_L (100pF)



CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C_{IN}	Input capacitance (Address, \overline{CE} , \overline{OE})	$T_a=25^\circ\text{C}$, $f=1\text{MHz}$, $V_I=V_O=0\text{V}$			15	pF
C_{OUT}	Output capacitance				15	pF

MITSUBISHI (MEMORY/ASIC)

M5M27C401K-12,-15**4194304-BIT(524288-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM****PROGRAM OPERATION**

First set $V_{CC} = 6.25V$, $V_{PP} = 12.75V$ and then set an address to first address to be programmed. After applying 0.1 ms program pulse (\overline{CE}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.1 ms program pulse. The programmer continues 0.1 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-

then-verify routines have been completed. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 6.25V \pm 0.25V$, $V_{PP} = 12.75V \pm 0.25V$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I_{LI}	Input current	$V_{IN} = 0 \sim V_{CC}$			10	μA
V_{OL}	Output low voltage	$I_{OL} = 2.1mA$			0.45	V
V_{OH}	Output high voltage	$I_{OH} = -400\mu A$	2.4			V
V_{IL}	Input low voltage		-0.1		0.8	V
V_{IH}	Input high voltage		2.2		V_{CC}	V
I_{CC}	V_{CC} supply current				30	mA
I_{PP}	V_{PP} supply current	$\overline{CE} = V_{IL}$			30	mA

AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5^\circ C$, $V_{CC} = 6.25V \pm 0.25V$, $V_{PP} = 12.75V \pm 0.25V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t_{AS}	Address setup time		2			μS
t_{OES}	\overline{OE} set up time		2			μS
t_{DS}	Data setup time		2			μS
t_{AH}	Address hold time		0			μS
t_{DH}	Data hold time		2			μS
t_{DFP}	Chip enable to output float delay		0		130	ns
t_{VCS}	V_{CC} setup time		2			μS
t_{VPS}	V_{PP} setup time		2			μS
t_{PW}	\overline{CE} initial program pulse width		95	100	105	μS
t_{OE}	Data valid from \overline{OE}				150	ns


Note 4: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

AC WAVEFORMS



Test conditions for A.C. characteristics
 Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$
 Input rise and fall times $\leq 20ns$
 Reference voltage at timing measurement: Input, Output
 "L" = 0.8V, "H" = 2V.

**PROGRAMMING ALGORITHM
FLOW CHART**



* $4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

MITSUBISHI (MEMORY/ASIC)

M5M27C401K-12,-15**4194304-BIT(524288-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM****DEVICE IDENTIFIER MODE**

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C401K DEVICE IDENTIFIER CODE

Code	Pin	A ₀ (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D ₃ (17)	D ₂ (15)	D ₁ (14)	D ₀ (13)	Hex Data
Manufacturer code	V _{IL}	0	0	0	0	1	1	1	0	0	1C
Device code	V _{IH}	0	0	0	0	0	1	1	1	0	0E

Note 5: A₉ = 12.0 ± 0.5V.

A₁ ~ A₈, A₁₀ ~ A₁₈, \overline{CE} , \overline{OE} = V_{IL}.

V_{CC} = V_{PP} = 5V ± 10%.