- Magnitude Only Multiplication
- Cascadable for Any Number of Bits
- 8-Bit Parallel Multiplicand Data Input
- Serial Multiplier Data Input
- Serial Data Output for Multiplication
 Product
- 40 MHz Typical Maximum Clock Frequency

(TOP VIEW) CLR 1 U16 VCC X3 🗆 2 15 🗆 Y **x2**□3 14 X4 X1 □4 13 X5 x0 🗆 5 12 X6 PROD∏6 11 DX7 CLK□7 10□K 9 DMODE GND

SN54LS384 . . . J PACKAGE


SN74LS384 . . . N PACKAGE

description

The 'LS384 is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's-complement form to produce a two's-complement product without external correction by using Booth's algorithm internally. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. These X latches are controlled via the clear input. When the clear input is low, all internal flip-flops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is high, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream, least significant bit first. The product is clocked out the PROD output, least significant bit first.

SN54LS384 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an (m + n)-bit product. The 'LS384 must be clocked for m + n clock cycles to produce this two's complement product. The n-bit multiplier (Y-input) sign bit data must be extended for the remaining m bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The PROD output of one device is connected to the K input of the succeeding device when cascading. The mode input is used to indicate which device contains the most significant bit. The mode input is wired high or low depending on the position of the 8-bit slice in the total X word length. The device with the most significant bit is wired low and all lower order bit packages are wired high.

The SN54LS384 will be characterized for operation over the full military temperature range from -55°C to 125°C. The SN74LS384 will be characterized for operation from 0°C to 70°C.


Devices

FUNCTION TABLE


	INPU	TS		INTERNAL	OUTPUT	FUNCTION				
CLR	CLK	Xi	Υ	Y_1	PROD	1000100				
L	х	Data	Х	L	L	Load new multiplicand and clear internal sum and carry registers				
Н	†	Х	L	L	Output	Shift sum register				
Н	1	Х	L	Н	per	Add multiplicand to sum register and shift				
Н	1	X	Н	L	Booth's	Subtract multiplicand from sum register and shift				
Н	†	×	Н	Н	algorithm	Shift sum register				

H = high-level, L = low-level, X = irrevelant, 1 = low-to-high-level transition

schematics of inputs and outputs




logic symbol†



 $^{\dagger}\text{This}$ symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

Pin numbers shown are for J and N packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .	<i></i>	 	/ V
Input voltage (see Note 2)		 	5.5 V
Operating free-air temperature range:	SN54LS384	 	55°C to 125°C
	SN74LS384	 	0°C to 70°C
Storage temperature range		 	-65°C to 150°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. Input voltages must be zero or positive with respect to network ground terminal.



recommended operating conditions

		SN54LS384		SN74LS384			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH				-400			-400	μА	
Low-level output current, IQL				4			8	mA	
Clock frequency, fclock		0		25	0		25	MHz	
- Clock	Y before Clock †	45			38			ns	
Setup time, t _{su}	K before Clock †	30			24				
20.25	X before Clear 1	23			19				
Clear inactive-state set up time before Clos	ek †	30			20				
	Y after Clock †	0			0]	
Hold time, th	K after Clock †	0			0			ns	
71010 1111117	X after Clear †	2			2				
	Clock high	20			20				
Pulse width, tw	Clock low	20			20			ns	
- minn stratish sAA	Clear low	38			33				
Operating free-air temperature, TA		-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

							SN54LS384			SN74LS384		
PARAMETER			TEST CONDITIONS			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
νін	High-level input	voltage				2			2			>
	Low-level input v							0.7			0.8	>
VIL	Input clamp volt		V _{CC} = MIN,	l ₁ = −18 mA				-1.5			-1.5	>
∨ <u>ік</u> ∨он			V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{1H} = 2 V,	μΑ	2.5	3.4		2.7	3.4		٧
	OL Low-level output voltage		V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	25 0.4		0.25 0.35	0.4	v
VOL			VIL = VIL max		IOL = 8 mA						0.5	
I _I	Input current at input voltage	maximum	V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
		X, Mode	V _{CC} = MAX,					20			20	
	High-level	K, Clear						30			30	μА
ΉН		Clock		$V_1 = 2.7 V$				40			40	
		Y						80			80	
		X, Mode						-0.48			-0.48	
	Low-level	K, Clear	1					-1.2			-1.2	
ΗL	input current	Clock	V _{CC} = MAX,	V _I = 0.4 V				-1.6			-1.6	mA
	input carroint	Y						-3.2			-3.2	
los	Short-circuit out	put current	Vcc = MAX			-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX,	See Note 3			91	132		91	132	mΑ

[†]For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	40		MHz
tPLH	Propagation delay time, low-to-high-level output from clock	$C_L = 15 pF$,		15	23	ns
tPHL	Propagation delay time, high-to-low-level output from clock	$R_L = 2 k\Omega$,		15	23	ns
tPHL	Propagation delay time, high-to-low-level output from clear	See Note 4		17	25	пş


NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: I_{CC} is measured with the clear input grounded and all other inputs and outputs open.






FIGURE 2-8-BIT BY 8-BIT MULTIPLIER, BUS ORGANIZED,
WITH 8-BIT TRUNCATED PRODUCT

