


μ-LAW SINGLE CHIP CODEC WITH FILTERS


The Fujitsu MB6024 is a single chip Codec with Filters Fabricated with a silicon gate CMOS process. It has been designed to meet the needs for per channel voice frequency Codecs used in PCM systems. Both the transmit and receive sections are incorporated into a single chip.

- Transmit High-pass and Low-pass Filters
- Receive Low-pass Filter with SinX/X Correction
- Anti-aliasing Filter
- Conformance to the CCITT and AT&T Specification
- Synchronous and Asynchronous Operation
- Serial Data Rates of 64 kHz to 3.152 MHz
- PLL Circuit as Internal Clock Generator
- Internal Voltage Reference
- Internal Auto-zero Circuit
- TTL Compatible Digital Interface
- Zero Code Suppression is Pin-selectable
- μ-Law with signaling
- Package
24-pad Ceramic LCC package



ABSOLUTE MAXIMUM RATINGS (See NOTE)


| Rating | Symbol | Pin | Min | Max | Unit |
|--------------------------|--------|---|---------|---------|------|
| Positive Supply Voltage | +VS | 11 | -0.3 | 7 | V |
| Negative Supply Voltage | -VS | 1 | -7 | 0.3 | V |
| Reference Supply Voltage | VREF | 10 | -VS | +VS | V |
| Analogue Input Voltage | VAIN | 2 | -VS-0.3 | +VS+0.3 | V |
| Digital Input Voltage | VDIN1 | 6, 12, 13, 14, 15, 16, 17, 18, 19, 20 | -0.3 | +VS+0.3 | V |
| Digital Input Voltage | VDIN2 | 22, 23 | -VS-0.3 | +VS+0.3 | V |
| Storage Temperature | TSTG | | -55 | 150 | °C |



Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig.1 - MB6024 BLOCK DIAGRAM



5

FUNCTIONAL DESCRIPTION

The simplified block diagram of the MB6024 is shown in Figure 1. The transmit section is composed of an input gain amplifier, an anti-aliasing filter, a band-pass filter and a compressing coder. An auto-zero circuit is also included. The receive section is composed of an expanding decoder and a low-pass filter.

TRANSMIT SECTION

Input analog signals first enter an operational amplifier provided for gain adjustment. This amplifier is followed by a 2nd order analog anti-aliasing filter. This filter provides attenuation of 40 dB (typical) at the 256 kHz, the effective clock frequency of the following switched capacitor Cosine Filter. From the Cosine Filter, the signals enter a 5th order low-pass filter clocked at 128 kHz, followed by a 3rd order high-pass filter clocked at 8 kHz. The resulting band-pass characteristics meet both the D3/D4 specification and the CCITT G.712 recommendation. The output of the high-pass filter is then sampled by the coder at 8 kHz. This coder transforms the analog signals into 8-bit words using compressing law. The encoded PCM data is shifted out serially by the transmit clock, which can vary from 64 kHz to 3.152 MHz. An auto-zero circuit is provided for the DC offset correction.

RECEIVE SECTION

The PCM data is shifted in by the receive clock which vary from 64 kHz to 3.152 MHz. The decoder reconstructs the analog signals from the PCM data using expanding law. The decoder is followed by a 5th order low pass filter. This filter smooths the sampled and held signals and corrects for the $\sin X/X$ attenuation due to the 8 kHz sampling and holding operation.

INTERNAL CLOCK

Two independent Phase Locked Loops generate internal clocks for the transmit and receive sections from the respective synchronization clocks.

TEST MODE

Test modes allow analog loop back operation and independent evaluation of the coder, decoder and receive filter.

SIGNALING

The A/B signaling function is provided. The A/B signaling Pins are transition sensitive.

ZERO CODE SUPPRESSION

Zero code suppression is pin-selectable. If zero code suppression is selected negative input signal values between the decision value numbers 127 and 128 are encoded as 0000010.

POWER DOWN MODE

Two power down modes are provided. The transmit and receive sections independently go into power down operation in the absence of the respective synchronization clocks. If the external power down input is connected to a TTL low level, both the transmit and receive sections are power down regardless of the synchronization clocks.

PIN DESCRIPTION

| Pin Name | Pin No. | Description |
|----------|---------|--|
| +VS | 11 | Positive Voltage Supply, +5V ± 5% |
| -VS | 1 | Negative Voltage Supply, -5V ± 5% |
| DG | 21 | Digital Ground All digital signals should be referenced to this pin. |
| AG | 5 | Analog Ground All analog signals should be referenced to this pin. |
| XCLK | 14 | Transmit clock This TTL compatible input defines the bit rate on the transmit PCM highway. The device can operate with bit rates of 64 kHz to 3.152 MHz. The digital PCM codes are shifted out of the device on the rising edges of the clock. |
| XSYNC | 16 | Transmit Synchronization Clock This TTL compatible input defines the beginning of the transmit timeslot on the transmit PCM highway. It must be synchronized with XCLK. The clock rate is typically 8 kHz and its duration can be equal or more than one XCLK cycle. |
| RCLK | 13 | Receive Clock This TTL compatible input defines the bit rate on the receive PCM highway. The device can operate with clock rate of 64 kHz to 3.152 MHz. The digital PCM codes are accepted on the trailing edges of the clock. |
| RSYNC | 15 | Receive Synchronization Clock This TTL compatible input defines the beginning of the receive timeslot in the receive PCM highway. It must be synchronized with RCLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one RCLK cycle. |
| DOUT | 24 | Digital Output This is a LS-TTL compatible open-drain output. A pull-up resistor greater than 0.5 kΩ must be connected to +VS. PCM digital codes are shifted out of the device on the rising edge of XCLK in a serial format. This input goes into high-impedance state when 8-bit are shifted out of the output of shift register. |
| DIN | 12 | Digital Input This TTL compatible input to the decoder accepts an 8-bit data word into the shift register on the trailing edges of RCLK. |
| AIN | 2 | Analog Input Analog signals to be filtered and coded are supplied from this pin. |
| AOUT | 9 | Analog Output Decoded and filtered analog signals are output from this pin. The load impedance connected to this output should be greater than 3 kΩ in parallel with less than 100 pF. |

5

PIN DESCRIPTION (Continued)

| Pin Name | Pin No. | Description |
|-----------|---------|---|
| PD | 23 | Power Down If this TTL compatible input is at a TTL low level both the transmit and receive sections are powered down regardless of the synchronization clocks. |
| ZS | 6 | Zero Code Suppression If this TTL compatible input is at a TTL high zero code suppression is selected. In this mode negative input signal values between the decision value numbers 127 and 128 are encoded as 00000010. |
| A/B SELX | 20 | Transmit A/B Signaling Selection This TTL compatible input is provided to select A or B paths for the signaling information. It is transition sensitive. |
| A SIG IN | 19 | A Signaling Input This TTL compatible input is selected on a positive transition of A/B SELX. This input is sent in the 8-bit of the transmit word of the next timeslot. |
| B SIG IN | 18 | B Signaling Input This TTL compatible input is selected on a negative transition of A/B SELX. This input is sent in the 8-bit of the transmit word of the next timeslot. |
| A/B SELR | 17 | Receive A/B Signaling Selection This TTL compatible input is provided to select A or B paths for the signaling information. On a transition of this input the 7 most significant bits decoding is selected. |
| A SIG OUT | 8 | A Signaling Output This is a LS-TTL compatible open-drain output. The signaling bit is latched to this output on a positive transition of A/B SELR. |
| B SIG OUT | 7 | B Signaling Output This is a LS-TTL compatible open-drain output. The signaling bit is latched to this output on a positive transition of A/B SELR. |
| VREF | 10 | Reference Voltage Supply This pin is provided for the supply of an external voltage reference or for the selection of an internal reference. If VREF is greater than 2 volts the external voltage reference is selected. In this mode a 2.5 volt reference is recommended. If this pin is at a TTL low level or left open the internal reference (2.5 volts) is selected. |

5

PIN DESCRIPTION

| Pin Name | Pin No. | Description |
|----------|---------|---|
| TMC | 22 | <p>Test Mode Control</p> <p>This three level input is provided for the selection of analog loop back mode or test modes. If this pin is at a TTL high level the normal operation is selected. If this pin is at a TTL low level the analog loop back mode is selected. In this mode the output of the receive filter is internally connected to the input of the transmit filter and AOUT is forced to AG level.</p> <p>If this pin is connected to -VS then the test modes depend on A/B SELR is selected. These test modes allow independent evaluation of the coder, decoder and receive filter. When A/B SELR is TTL high AIN is internally connected to the inputs of the coder and receive filter and their outputs are available on the DOUT pin and the AOUT pin, respectively. When A/B SELR is TTL low level, AIN is internally connected to the input of the coder and its output is available on the DOUT pin. And also the output of the decoder is available on the AOUT pin.</p> |
| GA1 | 3 | Gain Adjust 1 |
| GA2 | 4 | Gain Adjust 2 |
| | | <p>These pins are provided for adjusting the gain of transmit section. GA1 and GA2 are the inverting-input and output of the amplifier, respectively. The load impedance connected to GA2 should be from 10 to 20 kΩ in parallel with less than 50 pF.</p> |

5

RECOMMENDED OPERATING CONDITIONS

| Rating | Symbol | Pin | Value | | | Unit |
|---------------------------------|-------------------|-----|-------|------|-------|------------|
| | | | Min | Typ | Max | |
| Positive Supply Voltage | +VS | 11 | +4.75 | +5.0 | +5.25 | V |
| Negative Supply Voltage | -VS | 1 | -5.25 | -5.0 | -4.75 | V |
| External Reference Voltage | VREF | 10 | | 2.5 | | V |
| Internal Reference Voltage* | VIREF | 10 | -0.8 | 0 | +0.8 | V |
| Digital Output Load Resistance | R _{DL} | 24 | 0.5 | | | k Ω |
| Digital Output Load Capacitance | C _{DL} | 24 | | | 144 | pF |
| A(B) SIGOUT Load Resistance | R _{DLSI} | 7,8 | 5 | | | k Ω |
| A(B) SIGOUT Load Capacitance | C _{DLSI} | 7,8 | | | 100 | pF |
| Analog Output Load Resistance | R _L | 9 | 3 | | | k Ω |
| Analog Output Load Capacitance | C _L | 9 | | | 100 | pF |
| Operating Temperature | T _{OP} | | 0 | 25 | 70 | °C |

* VREF pin (Pin No. 10) may be left open to select Internal Reference Voltage.

DC CHARACTERISTICS

($\pm VS = \pm 5V \pm 5\%$, $T_A = 0 - 70\text{ }^\circ\text{C}$, unless otherwise noted.)

| Parameter | Symbol | Pin | Conditions | Value | | | Unit |
|---|--------------------|-----|-----------------|-------|------|------|---------------|
| | | | | Min | Typ | Max | |
| Positive Supply Current | +I _{ys} | 11 | Operating | | 7.0 | 10.0 | mA |
| Negative Supply Current | -I _{ys} | 1 | Operating | -10.0 | -5.0 | | mA |
| Positive Supply Current Power Down Mode | +I _{VSST} | 11 | XSYNC=RSYNC=VIL | | 1.0 | 2.0 | mA |
| | | | PD=VIL | | 0.3 | 1.0 | mA |
| Negative Supply Current Power Down Mode | -I _{VSST} | 1 | XSYNC=RSYNC=VIL | -0.5 | -0.1 | | mA |
| | | | PD=VIL | -0.5 | -0.1 | | mA |
| Reference Supply Current | I _{VREF} | 10 | VREF=2.5V | 10 | 40 | 100 | μA |

DC CHARACTERISTICS (Continued)

| Parameter | Symbol | Pin | Conditions | Value | | | Unit |
|--------------------------------|---------------------|------------------------------------|---|-------|-----|-----|------|
| | | | | Min | Typ | Max | |
| Digital Input High Voltage | V _{IH} | 6,12,13,14,15,16,17,18,19,20,22,23 | | 2.0 | | +VS | V |
| Digital Input Low Voltage | V _{IL} | 6,12,13,14,15,16,17,18,19,20,22,23 | | 0 | | 0.8 | V |
| Digital Input High Current | I _{IH} | 12,13,14,15,16,23 | | | | 10 | μA |
| Digital Input Low Current | I _{IL} | 12,13,14,15,16,23 | | | | 10 | μA |
| Pull Down Current | I _{PLD} | 6,17,18,19,20 | V _{IH} = +VS | 0 | | 150 | μA |
| Pull up Current | I _{PLU} | 22 | V _{IL} = 0V | -150 | | 0 | μA |
| Digital Input Capacitance | C _{DIN} | 6,12,13,14,15,16,17,18,19,20,22,23 | | | | 10 | pF |
| Digital Output Low Voltage | V _{OL1} | 24 | R _{DL} =0.5kΩ +I _{OL} =0.4mA | | | 0.4 | V |
| Digital Output Low Voltage | V _{OL2} | 7,8 | R _{DL} SI=5kΩ +I _{OL} =0.4mA | | | 0.4 | V |
| Digital Output Leakage Current | I _{OL} | 7,8,24 | | | | 10 | μA |
| Digital Output Capacitance | C _{DOUT} | 7,8,24 | | | | 12 | pF |
| Analog Input Offset Voltage | A _{INOFF} | 2 | | -200 | 0 | 200 | mV |
| Analog Input Resistance | R _{AIN} | 2 | | 300 | | | kΩ |
| Analog Input Capacitance | C _{AIN} | 2 | | | | 10 | pF |
| Analog Output Offset Voltage | A _{OUTOFF} | 9 | | -150 | | 150 | mV |
| Analog Output Resistance | R _{AOUT} | 9 | | | 10 | 30 | Ω |

5

AC CHARACTERISTICS

($\pm V_S = \pm 5V \pm 5\%$, $T_A = 0 - 70\text{ }^\circ\text{C}$, unless otherwise noted.)

| Parameter | Symbol | Pin | Conditions | Value | | | Unit |
|-----------------------------|-----------|-------------------------------|-------------------------|---------------------------|-----|------|---------|
| | | | | Min | Typ | Max | |
| Digital Input Rise Time | t_r | 12,13,14,15,16,17,18,19,20,22 | 0.8V \rightarrow 2.0V | | | 50 | ns |
| Digital Input Fall Time | t_f | 12,13,14,15,16,17,18,19,20,22 | 2.0V \rightarrow 0.8V | | | 50 | ns |
| Shift Clock Frequency | F_C | 13, 14 | | 64 | | 3152 | kHz |
| Shift Clock High Width | t_{WCH} | 13, 14 | $V_{IH}=2.0V$ | 140 | | | ns |
| Shift Clock Low Width | t_{WCL} | 13, 14 | $V_{IL}=0.8V$ | 140 | | | ns |
| Synchronization Frequency | F_S | 15, 16 | | | 8 | | kHz |
| Synchronization High Width | t_{WSH} | 15, 16 | $V_{IH}=2.0V$ | $1/F_C$ (F_C : MHz) | | 117 | μs |
| XSYNC to XCLK Delay | t_{SX} | 14, 16 | | 100 | | | ns |
| XCLK to XSYNC Delay | t_{XS} | 14, 16 | | 50 | | | ns |
| RSYNC to RCLK Delay | t_{SR} | 13, 15 | | 100 | | | ns |
| RCLK to RSYNC Delay | t_{RS} | 13, 15 | | 50 | | | ns |
| RCLK to DIN Delay | t_{RD} | 12, 13 | | 50 | | | ns |
| DIN to RCLK Delay | t_{DR} | 12, 13 | | 50 | | | ns |
| XCLK or XSYNC to DOUT Delay | t_{ZD} | 14, 16, 24 | NOTE 1 BIT 1 | 30 | | 200 | ns |
| XCLK to DOUT Delay | t_{XD} | 14, 24 | NOTE 1 BIT 2 to 8 | 30 | | 200 | ns |
| XCLK to DOUT Delay | t_{DZ} | 14, 24 | HZ | 30 | | 200 | ns |

Note 1: DOUT Load Conditions : $R_{DL} = 0.5\text{ k}\Omega$, $C_{DL} = 144\text{ pF}$, $+I_{OL} = 0.4\text{ mA}$

AC CHARACTERISTICS


($\pm V_S = \pm 5V \pm 5\%$, $T_A = 0 - 70\text{ }^\circ\text{C}$, unless otherwise noted.)

| Parameter | Symbol | Pin | Conditions | Value | | | Unit |
|--------------------------|------------|-----------|------------|-------|-----|-----|---------------|
| | | | | Min | Typ | Max | |
| DOUT Fall Time | t_{Df} | 24 | | 10 | | 100 | ns |
| XCLK to TMC Delay | t_{XTM} | 14, 22 | | 200 | | | ns |
| TMC to XCLK Delay | t_{TMX} | 14, 22 | | 200 | | | ns |
| A/B SELX to XCLK Delay | t_{ABSX} | 14, 20 | | 1 | | | μs |
| XCLK to A/B SELX Delay | t_{XABS} | 14, 20 | | 1 | | | μs |
| A(B)SIGIN to XCLK Delay | t_{SIX} | 14,18,19 | | 1 | | | μs |
| XCLK to A(B)SIGIN Delay | t_{XSI} | 14,18, 19 | | 1 | | | μs |
| A/B SELR to RCLK Delay | t_{ABSR} | 13, 17 | | 1 | | | μs |
| RCLK to A/B SELR Delay | t_{RABS} | 13, 17 | | 1 | | | μs |
| RCLK to A(B)SIGOUT Delay | t_{RSI} | 7,8,13 | NOTE 2 | 0 | | 20 | μs |
| A(B) SIGOUT Fall Time | $t_{SI f}$ | 7, 8 | | 10 | | 300 | ns |

Note 2: A(B) SIGOUT Load Conditions : $R_{DLSI} = 5.0\text{ k}\Omega$, $C_{DLSI} = 100\text{ pF}$, $I_{OL} = 0.4\text{ mA}$


5

Fig.2 - TIMING DIAGRAM



5

Fig.3 -TIMING DIAGRAM



5

TRANSMISSION CHARACTERISTICS

(±VS = ±5.0 V ± 5%, T_A = 0 - 70 °C, unless otherwise noted.)

| Parameter | Symbol | Conditions | | Value | | | Unit |
|-------------------------------|--------|---|---|--|-----|-------------------|----------------------------------|
| | | | | Min | Typ | Max | |
| Signal to Distortion (A to A) | SDA | 1020Hz tone (C Message) | +3 to -30dBm0 -40dBm0 -45dBm0 | 35.0 30.0 25.0 | | | dB dB dB |
| Signal to Distortion (A to D) | SDX | 1020Hz tone (C Message) | +3 to -30dBm0 -40dBm0 -45dBm0 | 36.0 31.0 26.0 | | | dB dB dB |
| Signal to Distortion (D to A) | SDR | 1020Hz tone (C Message) | +3 to -30dBm0 -40dBm0 -45dBm0 | 36.0 31.0 26.0 | | | dB dB dB |
| Gain Tracking (A to A) | GTA | 1020Hz tone | +3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0 | -0.4 -0.8 -2.0 | | 0.4 0.8 2.0 | dB dB dB |
| Gain Tracking (A to D) | GTX | 1020Hz tone | +3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0 | -0.2 -0.4 -0.8 | | 0.2 0.4 0.8 | dB dB dB |
| Gain Tracking (D to A) | GTR | 1020Hz tone | +3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0 | -0.2 -0.4 -0.8 | | 0.2 0.4 0.8 | dB dB dB |
| Frequency Response (A to A) | FRA | 0 - 60Hz 60 - 300Hz 300 - 3000Hz 3000 - 3400Hz 3400 - 4600Hz 4.6 - 12KHz Relative to 0dBm0, 820Hz | | 24.0 -0.2 -0.2 -0.2 Note 1 64.0 | | 0.3 1.6 | dB dB dB dB dB dB |
| Frequency Response (A to D) | FRX | 0 - 60Hz 60 - 300Hz 300 - 3000Hz 3000 - 3400Hz 3400 - 4600Hz 4.6 - 12KHz Relative to 0dBm0, 820Hz | | 24.0 -0.1 -0.1 -0.1 Note 2 32.0 | | 0.15 0.8 | dB dB dB dB dB dB |
| Frequency Response (D to A) | FRR | 0 - 300Hz 300 - 3000Hz 3000 - 3400Hz 3400 - 4600Hz 4.6 - 12KHz Relative to 0dBm0, 820Hz | | -0.1 -0.1 -0.1 Note 2 32.0 | | 0.15 0.8 | dB dB dB dB dB |

Note 1 : $29(1 - \sin^2 \frac{\pi(4000-f)}{1200})$ Note 2 : $14.5(1 - \sin^2 \frac{\pi(4000-f)}{1200})$

5

TRANSMISSION CHARACTERISTICS (Continued)

| Parameter | Symbol | Conditions | Value | | | Unit |
|-----------------------------|--------|---|-------|-------------|-------|----------------|
| | | | Min | Typ | Max | |
| Idle Channel Noise (A to A) | ICNA | C Message | | -80 | -72.0 | dBm0c |
| Idle Channel Noise (A to D) | ICNX | C Message | | -83 | -74.0 | dBm0c |
| Idle Channel Noise (D to A) | ICNR | C Message | | -83 | -78.0 | dBm0c |
| Crosstalk (A to A) | CTA | 1020Hz, 0dBm0 | | | -66 | dB |
| Crosstalk (D to D) | CTD | 1020Hz, 0dBm0 | | | -66 | dB |
| Analog Input Level | AIL | 1020Hz, 0dBm0, Internal VREF $\pm V_S = \pm 5.0V$, $T_A = 25^\circ C$ | 1.213 | 1.227 | 1.241 | Vrms |
| Analog Output Level | AOL | 1020Hz, 0dBm0 $\pm V_S = \pm 5.0V$, $T_A = 25^\circ C$ | 1.213 | 1.227 | 1.241 | Vrms |
| Gain Accuracy (A to A) | GAA | 1020Hz, 0dBm0 Internal VREF | -0.5 | 0 | +0.5 | dB |
| | | $\pm V_S = \pm 5.0V$, $T_A = 25^\circ C$ | -0.3 | 0 | +0.3 | dB |
| Gain Accuracy (A to D) | GAX | 1020Hz, 0dBm0 Internal VREF | -0.25 | 0 | +0.25 | dB |
| | | $\pm V_S = \pm 5.0V$, $T_A = 25^\circ C$ | -0.15 | 0 | +0.15 | dB |
| | | Variation with power Supply | | ± 0.02 | | dB |
| | | Variation with Temperature | | ± 0.001 | | dB/ $^\circ C$ |
| Gain Accuracy (D to A) | GAR | 1020Hz, 0dBm0 Internal VREF | -0.25 | 0 | +0.25 | dB |
| | | $\pm V_S = \pm 5.0V$, $T_A = 25^\circ C$ | -0.15 | 0 | +0.15 | dB |
| | | Variation with power Supply | | ± 0.02 | | dB |
| | | Variation with Temperature | | ± 0.001 | | dB/ $^\circ C$ |
| Propagation Delay (A to A) | PDA | FC $\geq 1544kHz$ | | | 540 | μs |

5


TRANSMISSION CHARACTERISTICS (Continued)

| Parameter | Symbol | Conditions | Value | | | Unit |
|------------------------------------|--------|--|-------|-----|------|------|
| | | | Min | Typ | Max | |
| Delay to Distortion (A to A) | DDA | 500 - 600Hz | | | 1.5 | ms |
| | | 600 - 1000Hz | | | 0.75 | ms |
| | | 1000 - 2600Hz | | | 0.25 | ms |
| | | 2600 - 2800Hz | | | 1.5 | ms |
| | | 1020Hz, 0dBm0 Relative to Minimum Delay | | | | |
| PSRR (+VS) (A to A) | PSRRA+ | 0<f≤50kHz Idle Channel Noise (C Message) +VS+50mVop AIN=AGND | 25 | 30 | | dB |
| PSRR (-VS) (A to A) | PSRRA- | 0<f≤50kHz Idle Channel Noise (C Message) -VS+50mVop AIN=AGND | 35 | 40 | | dB |
| Intermodulation (A to A) | IMA1 | AIN a. 0.47kHz, -10dBm0 b. 0.32kHz, -10dBm0 AOUT(2a-b) | | | -38 | dB |
| Intermodulation (A to A) | IMA2 | AIN a. 1.02kHz, -9dBm0 b. 0.05kHz, -23dBm0 AOUT(a-b) | | | -52 | dBm0 |
| Signal Frequency Noise (A to A) | SFNA | 0 - 4kHz | | | -70 | dBm0 |
| | | 4 - 200kHz AIN=AGND | | | -50 | dBm0 |
| Discrimination (A to A) | DISA | AIN=0dBm0 4.6 - 200kHz | 30 | | | dB |
| In Band Spurious (A to A) | IBSA | 2nd, 3rd, Harmonic AIN=0dBm0, 1020 Hz | 43 | | | dB |

5

PACKAGE DIMENSIONS

24-PAD CERAMIC (FRIT SEAL) LEADLESS CHIP CARRIER
(CASE No.: LCC-24C-F03)



* Shape of PIN NO. 1 INDEX: Subject to change without notice.

© 1987 FUJITSU LIMITED C24009S-2C

Dimensions in inches (millimeters)

5