

# SED1766

## 160 SEGMENT DRIVER WITH GRAY SCALE

### DESCRIPTION

The SED1766 is a 160-bit output LCD segment (column) driver for driving high-capacity LCD panels at duty cycles higher than 1/100 (up to 1/500). The LSI uses a PWM (Pulse Width Modulation) algorithm to achieve 16-, 8- and 4-level gray-scale display without ghosting. Also, an external pulse controller circuit can be used to control the gray-scale pulse position within the horizontal interval.

This device has been designed for low output resistance, making the SED1766 suitable for STN-type LCD panels, and yielding gray-scale displays with few contrast disparities.

The LSI features a wide range of LCD drive voltages.


The device uses a high-speed daisy-chain enable system which decreases power consumption and eliminates the need for separate enable signals for each driver.

The SED1766 is used in conjunction with the SED1743 common drivers to support a large-capacity STN-type dot matrix LCD panel.


### FEATURES

- Low-power high-speed CMOS technology
- 160-bit segment (column) driver
- Supports 4-, 8-, and 16-level gray scale
- Supports gray-scale gamma correction
- Two parallel 4-bit input data
- Shift clock frequency ..... 16 MHz
- Duty cycle ..... 1/100 to 1/500
- Adjustable LCD drive voltages
- Selectable output shift direction
- Supports display blanking
- Supports high-speed data transfer
- Low output resistance
- Ability to adjust offset bias of the LCD source from  $V_{DD}$
- Wide range of LCD voltage ..... 14 to 40V
- Supply voltage ..... 4.5 to 5.5V
- Package ..... TAB (ToA)  
AI pad (DoA)  
Au bump (DoB)

### SYSTEM BLOCK DIAGRAM



■ BLOCK DIAGRAM



■ PIN DESCRIPTION


Pin Name	Input/Output	Function
O0 to O159	O	Segment drive outputs
D0 to D3, D4 to D7	I	4-bit gray-scale data inputs. D0 and D4 are the LSBs of each 4-bit nibble.
XSCL	I	Segment data shift clock input. Data is shifted into the driver on the falling edge of XSCL.
LP	I	Segment data latch strobe. Data is latched on the falling edge of LP.
EIO1, EIO2	I/O	Daisy chain enable input/outputs configured by SHL.
GCP	I	Gray-scale reference clock input.
RES	I	PWM mode control input See timing diagrams. $V_{OFF}$ refers to drive voltages V2 and V3, $V_{ON}$ refers to drive voltages V0 and V5. Before RES pulse: $V_{OFF} \rightarrow V_{ON}$ transition mode. After RES pulse: $V_{ON} \rightarrow V_{OFF}$ transition mode.
SHL	I	Shift direction select input. This signal configures EIO1, EIO2 and selects the shift register shift direction. $A_n$ is input on D0 to D3 and $B_n$ on D4 to D7.
FR	I	LCD AC-drive waveform input.
INH	I	Display blanking input. When LOW, all outputs go to OFF levels.
GND	—	Ground
Vcc	—	Logic power supply
V0, V2, V3, V5, VDDH	—	LCD drive voltage supply inputs These voltages should satisfy the following conditions. $V_{DDH} \geq V_0 > V_2 \geq 7/9V_{DDH}$ , $2/9V_{DDH} \geq V_3 > V_5 \geq GND$
T	I	Test input Tie low.

■ ELECTRICAL CHARACTERISTICS

● Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage (1)	Vcc	-0.3 to +7.0	V
Supply voltage (2)	VDDH	-0.3 to +45.0	V
Supply voltage (3)	V0, V2, V3, V5	-0.3 to $V_{DDH}+0.3$	V
Input voltage	$V_i$	-0.3 to $V_{cc}+0.3$	V
Operating temperature	$T_{opr}$	-20 to +75	°C
Storage temperature 1	$T_{stg}$	-65 to +150	°C

Note: Drive voltages should satisfy the following conditions:  $V_{DDH} \geq V_0 \geq V_2 \geq V_3 \geq V_5 \geq GND$




● DC Characteristics

T<sub>a</sub>=-20 to 75°C, V<sub>5</sub>=0V, unless stated otherwise

Parameter	Symbol	Condition	Pin	Rating			Unit	
				Min	Typ	Max		
Supply voltage (1)	V <sub>CC</sub>		V <sub>CC</sub>	4.5	5.0	5.5	V	
Supply voltage (2)	V <sub>DDH</sub>		V <sub>DDH</sub>	14.0	—	40.0	V	
Input voltage	V <sub>0</sub>	V <sub>0</sub> ≥V <sub>2</sub> ≥V <sub>3</sub> ≥V <sub>5</sub>	V <sub>0</sub>	V <sub>DDH</sub> -2.5	—	V <sub>DDH</sub>	V	
Input voltage (1)	V <sub>2</sub>		V <sub>2</sub>	7/9×V <sub>DDH</sub>	—	V <sub>DDH</sub>	V	
Input voltage (2)	V <sub>3</sub> , V <sub>5</sub>		V <sub>3</sub> , V <sub>5</sub>	GND	—	2.9×V <sub>DDH</sub>	V	
HIGH-level input voltage	V <sub>IH</sub>		All input pins.	0.8×V <sub>CC</sub>	—	V <sub>CC</sub>	V	
LOW-level input voltage	V <sub>IL</sub>			GND	—	0.2×V <sub>CC</sub>	V	
HIGH-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-0.4 mA	EIO1, EIO2	V <sub>CC</sub> -0.4	—	V <sub>CC</sub>	V	
LOW-level output voltage	V <sub>OL</sub>	I <sub>OH</sub> =0.4 mA		GND	—	0.4	V	
Input leakage current	I <sub>LI</sub>	GND≤V <sub>i</sub> ≤V <sub>CC</sub>	All pins except EIO	—	—	2.0	μA	
I/O leakage current	I <sub>L/I/O</sub>	GND≤V <sub>i</sub> ≤V <sub>CC</sub>	EIO1, EIO2	—	—	5.0	μA	
Quiescent current	I <sub>GND</sub>	V <sub>DDH</sub> =14.0 to 40.0 V V <sub>IH</sub> =V <sub>CC</sub> , V <sub>IL</sub> =GND	GND	—	—	25	μA	
Segment output ON resistance See note 1.	R <sub>o</sub>	V <sub>ON</sub> =0.5V	V <sub>DDH</sub> =10.0V V <sub>DDH</sub> =20.0V V <sub>DDH</sub> =30.0V	O0 to O159	—	2.0 1.5 1.3	6.5 3.5 3.0	kΩ
Operating current (1)	I <sub>CC</sub>	V <sub>CC</sub> =5.0V, V <sub>IH</sub> =V <sub>CC</sub> , V <sub>IL</sub> =GND, f <sub>XSC</sub> L=10.8MHz, f <sub>LP</sub> =33.8kHz, f <sub>GCP</sub> =0.54 MHz, FR=70 Hz, D0 to D7=F0F0..., alternating	V <sub>CC</sub>	—	2.5	5.0	mA	
Operating current (2)	I <sub>DDH</sub>	V <sub>CC</sub> = 5.0V, V <sub>5</sub> = 0V, V <sub>3</sub> = 4V, V <sub>2</sub> = 26V, V <sub>0</sub> = V <sub>DDH</sub> = 30V, other conditions same as I <sub>CC</sub>	V <sub>DDH</sub>	—	0.5	1.2	mA	
Input capacitance See note 2.	C <sub>1</sub>	T <sub>a</sub> =25°C, Freq.=1 MHz	All pins except EIO	—	—	8.0	pF	
I/O capacitance See note 2.	C <sub>I/O</sub>	T <sub>a</sub> =25°C, Freq.=1 MHz	EIO1, EIO2	—	—	15.0	pF	

- Notes: 1. Within the specified ranges of V<sub>0</sub>, V<sub>2</sub>, V<sub>3</sub> and V<sub>4</sub>.  
2. Chip package only.

● AC Characteristics  
 ○ Input Timing




Note: For timing of LP pulse input, omit one XSCL clock cycle.

Ta=-20 to 75°C, Vcc=5.0V±10% unless stated otherwise

Parameter	Symbol	Condition	Rating			Unit
			Min	Typ	Max	
Shift clock period	tc	IC operating alone	62	—	—	ns
		Using enable transfer function	83	—	—	
Shift clock HIGH-level pulsewidth	twCH		25	—	—	ns
Shift clock LOW-level pulsewidth	twCL		25	—	—	ns
EIO setup time	tsUE		36	—	—	ns
Data setup time	tDS		30	—	—	ns
Data hold time	tDH		20	—	—	ns
Shift clock to latch pulse interval	tLD		0	—	—	ns
Latch hold time	tLH		200	—	—	ns
LP pulsewidth	twLH	See note	80	—	—	ns
RES pulsewidth	tWR		100	—	—	ns
INH pulsewidth	tWN		100	—	—	ns
GCP HIGH-level pulsewidth	twGH		80	—	—	ns
GCP LOW-level pulsewidth	twGL		80	—	—	ns
FR delay time	tDF		-300	—	+300	ns
GCP setup time	tSG	Applicable to LP and RES signal	200	—	—	ns
GCP hold time	tHG		200	—	—	ns

Note: twLP indicates the time XSCL is LOW as well as the time that LP is HIGH.

● Output Timing




VH=0.8xVCC, VL=0.2xVCC, Ta=-20 to 75°C, VDDH=14.0 to 40.0V unless stated otherwise

Parameter	Symbol	Condition	Rating			Unit
			Min	Typ	Max	
EIO output reset time	tER	CL=15 pF	—	—	120	ns
EIO output delay time	tDCL		—	—	45	
LP to segment output delay time	tLPSD	CL=100 pF	—	—	0.6	μs
FR to segment output delay time	tFRSD		—	—	0.8	μs
INH to segment output delay time	tIHSD		—	—	0.6	μs
GCP to segment output delay time	tGSD		—	—	0.6	μs

● **Timing Diagrams**

○ **1/240 Duty Cycle**




$V_H = 0.8 \times V_{CC}$


$V_L = 0.2 \times V_{CC}$

Notes:

1. Circled numerals denote the position of the device in the cascade chain.
2. With high-speed data transfer, it is necessary to delay the transition of XSCL following the LP pulse falling edge, to ensure that the minimum LP to XSCL time specification is met.


○ **16-level gray-scale data and LCD output waveforms**






Note: (D0, D1, D2, D3) also refer to (D4, D5, D6, D7)

o 8-level gray-scale data and LCD output waveforms




o 4-level gray-scale data and LCD output waveforms




Note: The segment outputs change state on the falling edge of the fifteenth GCP pulse following an LP or RES pulse, regardless of the value of the gray-scale data.


o Right-hand PWM mode 16-level gray-scale data and LCD output waveforms




o Right-hand PWM mode 8-level gray-scale data and LCD output waveforms




o Right-hand PWM mode 4-level gray-scale data and LCD output waveforms




■ TYPICAL APPLICATION CIRCUITS  
 ● Large-screen LCD, 1/240 duty cycle



● Large-screen LCD, 1/480 duty cycle



■ PAD LAYOUT (SED1766D0A and SED1766D0B)



Chip size: 8.80 × 5.62

Pad pitch: 0.134 mm min.

\* Al pad (SED1766D0A)

Chip thickness: 0.525 ± 0.025 mm

Pad size, type A: 100 μm × 100 μm (All pads except 36, 37, 38, 39, 40)

Pad size, type B: 160 μm × 100 μm (Pads 36, 37, 38, 39, 40)

\* Au bump pad (SED1766D0B)

Chip thickness: 0.525 mm ± 0.025 mm

Pad size, type A: 102 μm × 100 μm ± 20 μm (All pads except 36, 37, 38, 39, 40)

Pad size, type B: 186 μm × 100 μm ± 20 μm (Pads 36, 37, 38, 39, 40)

Note: Sizes are specified as x-dimension × y-dimension. X is parallel to the scribe-line.

■ PAD COORDINATES

Pad		X	Y
Number	Name		
1	O146	3950	2643
2	O147	3814	2643
3	O148	3678	2643
4	O149	3542	2643
5	O150	3406	2643
6	O151	3270	2643
7	O152	3134	2643
8	O153	2998	2643
9	O154	2862	2643
10	O155	2726	2643
11	O156	2590	2643
12	O157	2454	2643
13	O158	2318	2643
14	O159	2182	2643
15	EIO2	1998	2643
16	EIO1	1858	2643
17	GND	1718	2643
18	D0	1578	2643
19	D1	1438	2643
20	D2	1298	2643
21	D3	1158	2643
22	D4	1018	2643
23	D5	878	2643
24	D6	738	2643
25	D7	598	2643
26	NC	458	2643
27	SHL	318	2643
28	XSCL	178	2643
29	TEST	38	2643
30	INH	-102	2643
31	LP	-242	2643
32	RES	-382	2643
33	GCP	-522	2643
34	Vcc	-662	2643
35	FR	-802	2643
36	V2	-1032	2643
37	V3	-1262	2643
38	V5	-1492	2643
39	V0	-1722	2643
40	VDDH	-1952	2643
41	O0	-2182	2643
42	O1	-2318	2643
43	O2	-2454	2643
44	O3	-2590	2643
45	O4	-2726	2643
46	O5	-2862	2643
47	O6	-2998	2643
48	O7	-3134	2643
49	O8	-3270	2643
50	O9	-3406	2643

Pad		X	Y
Number	Name		
51	O10	-3542	2643
52	O11	-3678	2643
53	O12	-3814	2643
54	O13	-3950	2643
55	O14	-4230	2379
56	O15	-4230	2243
57	O16	-4230	2107
58	O17	-4230	1971
59	O18	-4230	1835
60	O19	-4230	1699
61	O20	-4230	1563
62	O21	-4230	1427
63	O22	-4230	1291
64	O23	-4230	1155
65	O24	-4230	1019
66	O25	-4230	883
67	O26	-4230	747
68	O27	-4230	611
69	O28	-4230	475
70	O29	-4230	339
71	O30	-4230	203
72	O31	-4230	67
73	O32	-4230	-69
74	O33	-4230	-205
75	O34	-4230	-341
76	O35	-4230	-477
77	O36	-4230	-613
78	O37	-4230	-749
79	O38	-4230	-885
80	O39	-4230	-1021
81	O40	-4230	-1157
82	O41	-4230	-1293
83	O42	-4230	-1429
84	O43	-4230	-1565
85	O44	-4230	-1701
86	O45	-4230	-1837
87	O46	-4230	-1973
88	O47	-4230	-2109
89	O48	-4230	-2245
90	O49	-4230	-2381
91	O50	-3954	-2643
92	O51	-3820	-2643
93	O52	-3686	-2643
94	O53	-3552	-2643
95	O54	-3418	-2643
96	O55	-3284	-2643
97	O56	-3150	-2643
98	O57	-3016	-2643
99	O58	-2882	-2643
100	O59	-2748	-2643

Pad		X	Y
Number	Name		
101	O60	-2614	-2643
102	O61	-2480	-2643
103	O62	-2346	-2643
104	O63	-2212	-2643
105	O64	-2078	-2643
106	O65	-1944	-2643
107	O66	-1810	-2643
108	O67	-1676	-2643
109	O68	-1542	-2643
110	O69	-1408	-2643
111	O70	-1274	-2643
112	O71	-1140	-2643
113	O72	-1006	-2643
114	O73	-872	-2643
115	O74	-738	-2643
116	O75	-604	-2643
117	O76	-470	-2643
118	O77	-336	-2643
119	O78	-202	-2643
120	O79	-68	-2643
121	O80	68	-2643
122	O81	202	-2643
123	O82	336	-2643
124	O83	470	-2643
125	O84	604	-2643
126	O85	738	-2643
127	O86	872	-2643
128	O87	1006	-2643
129	O88	1140	-2643
130	O89	1274	-2643
131	O90	1408	-2643
132	O91	1542	-2643
133	O92	1676	-2643
134	O93	1810	-2643
135	O94	1944	-2643
136	O95	2078	-2643
137	O96	2212	-2643
138	O97	2346	-2643
139	O98	2480	-2643
140	O99	2614	-2643
141	O100	2748	-2643
142	O101	2882	-2643
143	O102	3016	-2643
144	O103	3150	-2643
145	O104	3284	-2643
146	O105	3418	-2643
147	O108	3552	-2643
148	O107	3686	-2643
149	O108	3820	-2643
150	O109	3954	-2643

Pad		X	Y
Number	Name		
151	O110	4230	-2381
152	O111	4230	-2245
153	O112	4230	-2109
154	O113	4230	-1973
155	O114	4230	-1837
156	O115	4230	-1701
157	O116	4230	-1565
158	O117	4230	-1429
159	O118	4230	-1293
160	O119	4230	-1157
161	O120	4230	-1021
162	O121	4230	-885
163	O122	4230	-749
164	O123	4230	-613
165	O124	4230	-477
166	O125	4230	-341
167	O126	4230	-205
168	O127	4230	-69
169	O128	4230	67
170	O129	4230	203
171	O130	4230	339
172	O131	4230	475
173	O132	4230	611
174	O133	4230	747
175	O134	4230	883
176	O135	4230	1019
177	O136	4230	1155
178	O137	4230	1291
179	O138	4230	1427
180	O139	4230	1563
181	O140	4230	1699
182	O141	4230	1835
183	O142	4230	1971
184	O143	4230	2107
185	O144	4230	2243
186	O145	4230	2379

EXTERNAL PACKAGE DIMENSIONS

