

STM32G070CB/KB/RB

Arm® Cortex®-M0+ 32-bit MCU, 128 KB Flash, 36 KB RAM, 4x USART, timers, ADC, comm. I/Fs, 2.0-3.6V

Datasheet - **production data**

LQFP48 7 × 7 mm
LQFP64 10 × 10 mm LQFP32 7 × 7 mm

- Communication interfaces
	- $-$ Two I²C-bus interfaces supporting Fastmode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode
	- Four USARTs with master/slave synchronous SPI; two supporting ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
	- Two SPIs (32 Mbit/s) with 4- to 16-bit programmable bitframe, one multiplexed with $I²S$ interface
- Development support: serial wire debug (SWD)
- All packages ECOPACK 2 compliant

Features

- Core: Arm® 32-bit Cortex®-M0+ CPU, frequency up to 64 MHz
- -40°C to 85°C operating temperature
- Memories
	- 128 Kbytes of Flash memory with protection
	- 36 Kbytes of SRAM (32 Kbytes with HW parity check)
- CRC calculation unit
- Reset and power management
	- Voltage range: 2.0 V to 3.6 V
	- Power-on/Power-down reset (POR/PDR)
	- Low-power modes:
	- Sleep, Stop, Standby
	- $-$ V_{BAT} supply for RTC and backup registers
- Clock management
	- 4 to 48 MHz crystal oscillator
	- 32 kHz crystal oscillator with calibration
	- Internal 16 MHz RC with PLL option
	- Internal 32 kHz RC oscillator (±5 %)
- Up to 59 fast I/Os
	- All mappable on external interrupt vectors
	- Multiple 5 V-tolerant I/Os
- 7-channel DMA controller with flexible mapping
- 12-bit, 0.4 µs ADC (up to 16 ext. channels)
	- Up to 16-bit with hardware oversampling
	- Conversion range: 0 to 3.6V

This is information on a product in full production.

- 11 timers: 16-bit for advanced motor control, five 16-bit general-purpose, two basic 16-bit, two watchdogs, SysTick timer
- Calendar RTC with alarm and periodic wakeup from Stop/Standby

Contents

2/93 DS12766 Rev 2

List of tables

DS12766 Rev 2 5/93

List of figures

1 Introduction

This document provides information on STM32G070CB/KB/RB microcontrollers, such as description, functional overview, pin assignment and definition, electrical characteristics, packaging, and ordering codes.

Information on memory mapping and control registers is object of reference manual. Information on $Arm^{\circledR(a)}$ Cortex $^{\circledR}$ -M0+ core is available from the www.arm.com website.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32G070CB/KB/RB mainstream microcontrollers are based on high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high level of integration, they are suitable for a wide range of applications in consumer, industrial and appliance domains and ready for the Internet of Things (IoT) solutions.

The devices incorporate a memory protection unit (MPU), high-speed embedded memories (128 Kbytes of Flash program memory with read protection, write protection, and 36 Kbytes of SRAM), DMA and an extensive range of system functions, enhanced I/Os and peripherals. The devices offer standard communication interfaces (two I^2Cs , two SPIs / one I 2S, and four USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power RTC, an advanced control PWM timer, five general-purpose 16-bit timers, two basic timers, two watchdog timers, and a SysTick timer.

The devices operate within ambient temperatures from -40 to 85°C. They can operate with supply voltages from 2.0 V to 3.6 V. Optimized dynamic consumption combined with a comprehensive set of power-saving modes allows the design of low-power applications.

VBAT direct battery input allows keeping RTC and backup registers powered.

The devices come in packages with 32 to 64 pins.

	Peripheral	STM32G070KB	STM32G070CB	STM32G070RB					
	Flash memory (Kbyte)	128							
	SRAM (Kbyte)	32 (with parity) or 36 (without parity)							
Timers	Advanced control	1 (16-bit)							
	General-purpose		5 (16-bit)						
	Basic		2 (16-bit)						
	SysTick		$\mathbf{1}$						
	Watchdog		$\overline{2}$						
	$SPI [l^2S]^{(1)}$		2[1]						
	l^2C	$\overline{2}$							
interfaces Comm.	USART	4							
	RTC	Yes							
	RNG ⁽²⁾	No							
	AES ⁽²⁾	No							
	Tamper pins	$\overline{2}$							
	GPIOs	29	43	59					
	Wakeup pins	4	4	5					
	12-bit ADC channels	11 ext. $+2$ int.	16 ext. $+3$ int.						
	Max. CPU frequency	64 MHz							
	Operating voltage	$2.0 - 3.6 V$							
	Operating temperature	Ambient: -40 to 85 °C Junction: -40 to 105 °C							
	Number of pins	32	48	64					

Table 1. STM32G070CB/KB/RB family device features and peripheral counts

1. The numbers in brackets denote the count of SPI interfaces configurable as 1^2 S interface.

2. RNG: Random number generator, AES: Advanced Encryption Standard

Figure 1. Block diagram

DS12766 Rev 2 11/93

3 Functional overview

3.1 Arm® Cortex®-M0+ core with MPU

The Cortex-M0+ is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture, easy to learn and program
- ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness, with integrated Memory Protection Unit (MPU).

The Cortex-M0+ processor is built on a highly area- and power-optimized 32-bit core, with a 2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to embedded Arm core, the STM32G070CB/KB/RB devices are compatible with Arm tools and software.

The Cortex-M0+ is tightly coupled with a nested vectored interrupt controller (NVIC) described in *Section 3.13.1*.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

STM32G070CB/KB/RB devices feature 128 Kbytes of embedded Flash memory available for storing code and data.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
	- Level 0: no readout protection
	- Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in RAM or bootloader is selected
	- Level 2: chip readout protection: debug features (Cortex-M0+ serial wire), boot in RAM and bootloader selection are disabled. This selection is irreversible.

Area	Protection		User execution		Debug, boot from RAM or boot from system memory (loader)			
	level	Read	Write	Erase	Read	Write	Erase	
User	1	Yes	Yes	Yes	No	No	No	
memory	2	Yes	Yes	Yes	N/A	N/A	N/A	
System	1	Yes	No	No	Yes	No	No	
memory	\mathcal{P}	Yes	No	No	N/A	N/A	N/A	
Option	1	Yes	Yes	Yes	Yes	Yes	Yes	
bytes	\mathcal{P}	Yes	No	No	N/A	N/A	N/A	
Backup	1	Yes	Yes	$N/A^{(1)}$	No	No	$N/A^{(1)}$	
registers	$\overline{2}$	Yes	Yes	N/A	N/A	N/A	N/A	

Table 2. Access status versus readout protection level and execution modes

1. Erased upon RDP change from Level 1 to Level 0.

 Write protection (WRP): the protected area is protected against erasing and programming. Two areas per bank can be selected, with 2-Kbyte granularity.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- readout of the ECC fail address from the ECC register

3.4 Embedded SRAM

STM32G070CB/KB/RB devices have 32 Kbytes of embedded SRAM with parity. Hardware parity check allows memory data errors to be detected, which contributes to increasing functional safety of applications.

When the parity protection is not required because the application is not safety-critical, the parity memory bits can be used as additional SRAM, to increase its total size to 36 Kbytes.

The memory can be read/write-accessed at CPU clock speed, with 0 wait states.

3.5 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System memory
- boot from embedded SRAM

The boot pin is shared with a standard GPIO and can be enabled through the boot selector option bit. The boot loader is located in System memory. It manages the Flash memory reprogramming through USART on pins PA9/PA10, PC10/PC11 or PA2/PA3, through I²Cbus on pins PB6/PB7 or PB10/PB11, or through SPI on pins PA4/PA5/PA6/PA7 or PB12/PB13/PB14/PB15.

3.6 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.

3.7 Power supply management

3.7.1 Power supply schemes

The STM32G070CB/KB/RB devices require a 2.0 V to 3.6 V operating supply voltage (V_{DD}) . Several different power supplies are provided to specific peripherals:

 V_{DD} = 2.0 to 3.6 V

 V_{DD} is the external power supply for the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through VDD/VDDA pin.

 V_{DDA} = 2.0 V to 3.6 V

 V_{DDA} is the analog power supply for the A/D converter. V_{DDA} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.

- $V_{DDIO1} = V_{DD}$ V_{DDIO1} is the power supply for the I/Os. V_{DDIO1} voltage level is identical to V_{DD} voltage as it is provided externally through VDD/VDDA pin.
- V_{BAT} = 1.55 V to 3.6 V. V_{BAT} is the power supply (through a power switch) for RTC, TAMP, low-speed external 32.768 kHz oscillator and backup registers when V_{DD} is not present. V_{BAT} is provided externally through VBAT pin. When this pin is not available on the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.
- V_{REF+} is the analog peripheral input reference voltage. When V_{DDA} < 2 V, V_{REF+} must be equal to V_{DDA} . When $V_{DDA} \ge 2$ V, V_{REF+} must be between 2 V and V_{DDA} . It can be grounded when the analog peripherals using V_{RFF+} are not active.

 V_{RFF+} is delivered through VREF+ pin. On packages without VREF+ pin, V_{RFF+} is internally connected with V_{DD} , and the internal voltage reference buffer must be kept disabled (refer to datasheets for package pinout description).

V_{CORE}

An embedded linear voltage regulator is used to supply the V_{CORF} internal digital power. V_{CORF} is the power supply for digital peripherals, SRAM and Flash memory. The Flash memory is also supplied with V_{DD} .

Figure 2. Power supply overview

3.7.2 Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power modes and ensuring proper operation upon power-on and power-down. It maintains the device in reset when the supply voltage is below $V_{POR/PPDR}$ threshold, without the need for an external reset circuit.

3.7.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes.

In Standby mode, both regulators are powered down and their outputs set in highimpedance state, such as to bring their current consumption close to zero.

DS12766 Rev 2 15/93

3.7.4 Low-power modes

By default, the microcontroller is in Run mode after system or power reset. It is up to the user to select one of the low-power modes described below:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run mode

This mode is achieved with V_{CORE} supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.

Low-power sleep mode

This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Lowpower run mode.

Stop 0 and Stop 1 modes

In Stop 0 and Stop 1 modes, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the V_{CORE} domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event. The main regulator remains active in Stop 0 mode while it is turned off in Stop 1 mode.

Standby mode

The Standby mode is used to achieve the lowest power consumption, with POR/PDR always active in this mode. The main regulator is switched off to power down V_{CORF} domain. The low-power regulator is switched off. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode.

Upon entering Standby mode, register contents are lost except for registers in the RTC domain and standby circuitry.

The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).

3.7.5 Reset mode

During and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.

3.7.6 VBAT operation

The V_{BAT} power domain, consuming very little energy, includes RTC, and LSE oscillator and backup registers.

In VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for example, an external battery or an external supercapacitor. Two anti-tamper detection pins are available.

The RTC domain can also be supplied from VDD/VDDA pin.

By means of a built-in switch, an internal voltage supervisor allows automatic switching of RTC domain powering between V_{DD} and voltage from VBAT pin to ensure that the supply voltage of the RTC domain (V_{BAT}) remains within valid operating conditions. If both voltages are valid, the RTC domain is supplied from VDD/VDDA pin.

An internal circuit for charging the battery on VBAT pin can be activated if the V_{DD} voltage is within a valid range.

3.8 Interconnect of peripherals

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Table 3. Interconnect of STM32G070CB/KB/RB peripherals

Note: External interrupts and RTC alarm/events cannot cause the microcontroller to exit the VBAT mode, as in that mode the V_{DD} *is not within a valid range.*

Table 3. Interconnect of STM32G070CB/KB/RB peripherals (continued)

3.9 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- **Clock prescaler:** to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- **System clock source:** three different sources can deliver SYSCLK system clock:
	- 4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
	- 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
	- System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or HSI16 clocks.
- **Auxiliary clock source:** two ultra-low-power clock sources for the real-time clock (RTC):
	- 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
	- 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USARTs, I2Cs, ADC) have their own clock independent of the system clock.
- **Clock security system (CSS):** in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE

clock failure can also be detected and generate an interrupt. The CCS feature can be enabled by software.

- Clock output:
	- **MCO (microcontroller clock output)** provides one of the internal clocks for external use by the application
	- **LSCO (low speed clock output)** provides LSI or LSE in all low-power modes (except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock frequencies, 64 MHz at maximum.

3.10 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function (AF). Most of the GPIO pins are shared with special digital or analog functions.

Through a specific sequence, this special function configuration of I/Os can be locked, such as to avoid spurious writing to I/O control registers.

3.11 Direct memory access controller (DMA)

The direct memory access (DMA) controller is a bus master and system peripheral with single-AHB architecture.

With 7 channels, it performs data transfers between memory-mapped peripherals and/or memories, to offload the CPU.

Each channel is dedicated to managing memory access requests from one or more peripherals. The unit includes an arbiter for handling the priority between DMA requests.

Main features of the DMA controller:

- Single-AHB master
- Peripheral-to-memory, memory-to-peripheral, memory-to-memory and peripheral-toperipheral data transfers
- Access, as source and destination, to on-chip memory-mapped devices such as Flash memory, SRAM, and AHB and APB peripherals
- All DMA channels independently configurable:
	- Each channel is associated either with a DMA request signal coming from a peripheral, or with a software trigger in memory-to-memory transfers. This configuration is done by software.
	- Priority between the requests is programmable by software (four levels per channel: very high, high, medium, low) and by hardware in case of equality (such as request to channel 1 has priority over request to channel 2).
	- Transfer size of source and destination are independent (byte, half-word, word), emulating packing and unpacking. Source and destination addresses must be aligned on the data size.
	- Support of transfers from/to peripherals to/from memory with circular buffer management

- Programmable number of data to be transferred: 0 to 2^{16} 1
- Generation of an interrupt request per channel. Each interrupt request originates from any of the three DMA events: transfer complete, half transfer, or transfer error.

3.12 DMA request multiplexer (DMAMUX)

The DMAMUX request multiplexer enables routing a DMA request line between the peripherals and the DMA controller. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.

3.13 Interrupts and events

The device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interrupt controller (NVIC) and an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical level changes on physical lines. Exceptions result in interrupting the program flow, executing an interrupt service routine (ISR) then resuming the original program flow.

The processor context (contents of program pointer and status registers) is stacked upon program interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving time, code and power. The ability to abandon and restart load-multiple and store-multiple operations significantly increases the device's responsiveness in processing exceptions.

3.13.1 Nested vectored interrupt controller (NVIC)

The configurable nested vectored interrupt controller is tightly coupled with the core. It handles physical line events associated with a non-maskable interrupt (NMI) and maskable interrupts, and Cortex-M0+ exceptions. It provides flexible priority management.

The tight coupling of the processor core with NVIC significantly reduces the latency between interrupt events and start of corresponding interrupt service routines (ISRs). The ISR vectors are listed in a vector table, stored in the NVIC at a base address. The vector address of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.

If a higher-priority interrupt event happens while a lower-priority interrupt event occurring just before is waiting for being served, the later-arriving higher-priority interrupt event is served first. Another optimization is called tail-chaining. Upon a return from a higher-priority ISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power efficiency.

Features of the NVIC:

- Low-latency interrupt processing
- 4 priority levels
- Handling of a non-maskable interrupt (NMI)
- Handling of 32 maskable interrupt lines
- Handling of 10 Cortex-M0+ exceptions
- Later-arriving higher-priority interrupt processed first
- Tail-chaining
- Interrupt vector retrieval by hardware

3.13.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller adds flexibility in handling physical line events and allows identifying wake-up events at processor wakeup from Stop mode.

The EXTI controller has a number of channels, of which some with rising, falling or rising, and falling edge detector capability. Any GPIO and a few peripheral signals can be connected to these channels.

The channels can be independently masked.

The EXTI controller can capture pulses shorter than the internal clock period.

A register in the EXTI controller latches every event even in Stop mode, which allows the software to identify the origin of the processor's wake-up from Stop mode or, to identify the GPIO and the edge event having caused an interrupt.

3.14 Analog-to-digital converter (ADC)

A native 12-bit analog-to-digital converter is embedded into STM32G070CB/KB/RB devices. It can be extended to 16-bit resolution through hardware oversampling. The ADC has up to 16 external channels and 3 internal channels (temperature sensor, voltage reference, V_{BAT} monitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of ~2 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller. It can operate in the whole V_{DD} supply range.

The ADC features a hardware oversampler up to 256 samples, improving the resolution to 16 bits (refer to AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions with timers.

DS12766 Rev 2 21/93

3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to an ADC input to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor may vary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.

To improve the accuracy of the temperature sensor, each part is individually factorycalibrated by ST. The resulting calibration data are stored in the part's engineering bytes, accessible in read-only mode.

Calibration value name	Description	Memory address
TS CAL1	TS ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), $V_{DDA} = V_{REF+} = 3.0 \text{ V (} \pm 10 \text{ mV)}$	0x1FFF 75A8 - 0x1FFF 75A9

Table 4. Temperature sensor calibration values

3.14.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to an ADC input. The V_{REFINT} voltage is individually precisely measured for each part by ST during production test and stored in the part's engineering bytes. It is accessible in read-only mode.

3.14.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using an internal ADC input. As the V_{BAT} voltage may be higher than V_{DDA} and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the V_{BAT} voltage.

3.15 Timers and watchdogs

The device includes an advanced-control timer, five general-purpose timers, two basic timers, two low-power timers, two watchdog timers and a SysTick timer. *Table 6* compares features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Maximum operating frequency	Prescaler factor	DMA request generation	Capture/ compare channels	Comple- mentary outputs
Advanced- control	TIM1	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2^{16}	Yes	4	3
	TIM3	16-bit	Up, down, up/down	64 MHz	Integer from 1 to 2^{16}	Yes	4	
	TIM14	16-bit	Up	64 MHz	Integer from 1 to 2^{16}	No	1	
General- purpose	TIM15	16-bit	Up	64 MHz	Integer from 1 to 2^{16}	Yes	2	1
	TIM16 TIM ₁₇	16-bit	Up	64 MHz	Integer from 1 to 2^{16}	Yes	1	1
Basic	TIM6 TIM7	16-bit	Up	64 MHz	Integer from 1 to 2^{16}	Yes		

Table 6. Timer feature comparison

3.15.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM output (edge or center-aligned modes) with full modulation capability (0-100%)
- one-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled, so as to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in *Section 3.15.2*) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.15.2 General-purpose timers (TIM3, 14, 15, 16, 17)

There are five synchronizable general-purpose timers embedded in the device (refer to *Table 6* for comparison). Each general-purpose timer can be used to generate PWM outputs or act as a simple timebase.

TIM3

This is a full-featured general-purpose timer with 16-bit auto-reload up/downcounter and 16-bit prescaler.

It has four independent channels for input capture/output compare, PWM or one-pulse mode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or event chaining. It can generate independent

DS12766 Rev 2 23/93

DMA request and support quadrature encoders. Its counter can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one channel for input capture/output compare, PWM output or one-pulse mode output. Its counter can be frozen in debug mode.

TIM15, TIM16, TIM17

These are general-purpose timers featuring:

- 16-bit auto-reload upcounter and 16-bit prescaler
- 2 channels and 1 complementary channel for TIM15
- 1 channel and 1 complementary channel for TIM16 and TIM17

All channels can be used for input capture/output compare, PWM or one-pulse mode output. The timers can operate together via the Timer Link feature for synchronization or event chaining. They can generate independent DMA request. Their counters can be frozen in debug mode.

3.15.3 Basic timers (TIM6 and TIM7)

These timers can be used as generic 16-bit timebases.

3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its counter can be frozen in debug mode.

3.15.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-warning interrupt capability. Its counter can be frozen in debug mode.

3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but it can also be used as a standard down counter.

Features of SysTick timer:

- 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.16 Real-time clock (RTC), tamper (TAMP) and backup registers

The device embeds an RTC and five 32-bit backup registers, located in the RTC domain of the silicon die.

The ways of powering the RTC domain are described in *Section 3.7.6*.

The RTC is an independent BCD timer/counter.

Features of the RTC:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Programmable alarm
- On-the-fly correction from 1 to 32767 RTC clock pulses, usable for synchronization with a master clock
- Reference clock detection a more precise second-source clock (50 or 60 Hz) can be used to improve the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter
- Timestamp feature to save a calendar snapshot, triggered by an event on the timestamp pin or a tamper event, or by switching to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable resolution and period
- Multiple clock sources and references:
	- A 32.768 kHz external crystal (LSE)
	- An external resonator or oscillator (LSE)
	- The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
	- The high-speed external clock (HSE) divided by 32

When clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When clocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wake the device up from the low-power modes.

The backup registers allow keeping 20 bytes of user application data in the event of V_{DD} failure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device's wakeup from Standby mode.

3.17 Inter-integrated circuit interface (I2C)

The device embeds two I2C peripherals. Refer to *Table 7* for the features.

The I²C-bus interface handles communication between the microcontroller and the serial $1²C$ -bus. It controls all $1²C$ -bus-specific sequencing, protocol, arbitration and timing.

Features of the I2C peripheral:

- I²C-bus specification and user manual rev. 5 compatibility:
	- Slave and master modes, multimaster capability
	- Standard-mode (Sm), with a bitrate up to 100 kbit/s
	- Fast-mode (Fm), with a bitrate up to 400 kbit/s
	- Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os
	- 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
	- Programmable setup and hold times
	- Clock stretching
- SMBus specification rev 3.0 compatibility:
	- Hardware PEC (packet error checking) generation and verification with ACK control
	- Command and data acknowledge control
	- Address resolution protocol (ARP) support
	- Host and Device support
	- SMBus alert
	- Timeouts and idle condition detection
- PMBus rev 1.3 standard compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent of the PCLK reprogramming
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I2C implementation

1. X: supported

3.18 Universal synchronous/asynchronous receiver transmitter (USART)

The device embeds universal synchronous/asynchronous receivers/transmitters (USART1, USART2, USART3, USART4) that communicate at speeds of up to 8 Mbit/s.

They provide hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire

half-duplex communication mode. Some can also support SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and have a clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be:

- start bit detection
- any received data frame
- a specific programmed data frame

All USART interfaces can be served by the DMA controller.

1. X: supported

3.19 Serial peripheral interface (SPI)

The device contains two SPIs running at up to 32 Mbits/s in master and slave modes. It supports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight master mode frequencies. The frame size is configurable from 4 bits to 16 bits. The SPI peripherals support NSS pulse mode, TI mode and hardware CRC calculation.

The SPI peripherals can be served by the DMA controller.

The I²S interface mode of the SPI peripheral (if supported, see the following table) supports four different audio standards can operate as master or slave, in half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

DS12766 Rev 2 27/93

Table 9. SPI/I2S implementation

1. $X =$ supported.

3.20 Development support

3.20.1 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

4 Pinouts, pin description and alternate functions

DS12766 Rev 2 29/93

Figure 5. STM32G070KxT LQFP32 pinout

Table 10. Terms and symbols used in *Table 11*

							парто тът, на аззвуватене ана авзоправн	
	Pin Number							
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
		$\mathbf{1}$	PC11	I/O	FT		USART3_RX, USART4_RX, TIM1_CH4	
		$\overline{2}$	PC12	I/O	FT	$\frac{1}{2}$	TIM14_CH1	
	1	3	PC13	I/O	FT	(1)(2)	TIM1_BKIN	TAMP_IN1,RTC_TS, RTC_OUT1,WKUP2
	$\overline{2}$	$\overline{4}$	PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN
\overline{c}			PC14- OSC32_IN (PC14)	I/O	FT	(1)(2)	TIM1_BKIN2	OSC32_IN,OSC_IN
3	3	5	PC15- OSC32_OUT (PC15)	I/O	FT	(1)(2)	OSC32_EN, OSC_EN, TIM15 BKIN	OSC32_OUT
	4	6	VBAT	S	$\overline{}$	$\overline{}$		
	5	7	VREF+	S	$\qquad \qquad \blacksquare$	$\overline{}$		
$\overline{4}$	6	8	VDD/VDDA	$\mathbf S$	$\frac{1}{2}$	$\qquad \qquad \blacksquare$		
5	$\overline{7}$	9	VSS/VSSA	S	$\qquad \qquad \blacksquare$	$\qquad \qquad \blacksquare$		
\blacksquare	8	10	PF0-OSC IN (PF0)	I/O	FT	$\qquad \qquad \blacksquare$	TIM14 CH1	OSC IN
	9	11	PF ₁ - OSC_OUT (PF1)	I/O	FT	$\qquad \qquad \blacksquare$	OSC_EN, TIM15_CH1N	OSC_OUT
6	10	12	NRST	I/O	FT	$\qquad \qquad \blacksquare$		NRST
		13	PC ₀	I/O	FT	-		
	\blacksquare	14	PC ₁	I/O	FT	$\qquad \qquad \blacksquare$	TIM15 CH1-	
		15	PC ₂	I/O	FT	$\qquad \qquad \blacksquare$	SPI2 MISO, TIM15 CH2	
	$\overline{}$	16	PC ₃	I/O	FT	$\qquad \qquad \blacksquare$	SPI2_MOSI	
$\overline{7}$	11	17	PA ₀	I/O	FT_a		SPI2_SCK, USART2_CTS, USART4_TX	ADC_IN0, TAMP_IN2, WKUP1

Table 11. Pin assignment and description

DS12766 Rev 2 31/93

Pin Number								
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
8	12	18	PA ₁	I/O	FT_a		SPI1 SCK/I2S1 CK, USART2 RTS DE CK, USART4 RX, TIM15 CH1N, I2C1_SMBA, EVENTOUT	ADC IN1
9	13	19	PA ₂	I/O	FT_a		SPI1 MOSI/I2S1 SD, USART2 TX, TIM15 CH1	ADC IN2, WKUP4,LSCO
10	14	20	PA ₃	I/O	FT_a		SPI2 MISO, USART2 RX, TIM15_CH2, EVENTOUT	ADC_IN3
	15	21	PA4	U	TT a		SPI1 NSS/I2S1 WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC IN4, RTC OUT2
11			PA4	U	TT a		SPI1 NSS/I2S1 WS, SPI2_MOSI, TIM14_CH1, EVENTOUT	ADC_IN4, TAMP_IN1, RTC TS, RTC OUT1, WKUP2
12	16	22	PA ₅	I/O	TT_a		SPI1 SCK/I2S1 CK, USART3 TX, EVENTOUT	ADC_IN5
13	17	23	PA ₆	U	FT a		SPI1 MISO/I2S1 MCK, TIM3 CH1, TIM1 BKIN, USART3_CTS, TIM16_CH1	ADC IN6
14	18	24	PA7	U	FT a		SPI1 MOSI/I2S1 SD, TIM3 CH2, TIM1 CH1N, TIM14 CH1, TIM17 CH1	ADC IN7
		25	PC4	I/O	FT_a		USART3_TX, USART1_TX	ADC IN17
		26	PC ₅	I/O	FT_a		USART3_RX, USART1_RX	ADC_IN18, WKUP5
15	19	27	PB ₀	I/O	FT_a	(3)	SPI1 NSS/I2S1 WS, TIM3 CH3, TIM1 CH2N, USART3 RX	ADC_IN8
16	20	28	PB1	I/O	FT_a		TIM14_CH1, TIM3_CH4, TIM1_CH3N, USART3_RTS_DE_CK, EVENTOUT	ADC_IN9
17	21	29	PB ₂	I/O	FT_a		SPI2_MISO, USART3_TX, EVENTOUT	ADC_IN10
	22	30	PB10	I/O	FT_fa		USART3_TX, SPI2_SCK, I2C2_SCL	ADC_IN11

Table 11. Pin assignment and description (continued)

32/93 DS12766 Rev 2

Pin Number								
LQFP32	LQFP48	QFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
	23	31	PB11	U	FT fa		SPI2_MOSI, USART3_RX, I2C2 SDA	ADC_IN15
	24	32	PB12	I/O	FT_a		SPI2 NSS, TIM1 BKIN, TIM15 BKIN, EVENTOUT	ADC_IN16
	25	33	PB13	I/O	FT f	\blacksquare	SPI2_SCK, TIM1_CH1N, USART3 CTS, TIM15 CH1N, I2C2 SCL, EVENTOUT	
	26	34	PB14	I/O	FT_f		SPI2 MISO, TIM1 CH2N, USART3 RTS DE CK, TIM15_CH1, I2C2_SDA, EVENTOUT	
	27	35	PB15	I/O	FT c	(3)	SPI2 MOSI, TIM1 CH3N, TIM15_CH1N, TIM15_CH2, EVENTOUT	RTC REFIN
18	28	36	PA ₈	I/O	FT c	(3)	MCO, SPI2_NSS, TIM1_CH1, EVENTOUT	
19	29	37	PA ₉	I/O	FT fd	(3)	MCO, USART1_TX, TIM1_CH2, SPI2 MISO, TIM15 BKIN, I2C1 SCL, EVENTOUT	
20	30	38	PC ₆	I/O	FT	(3)	TIM3 CH1	
	31	39	PC7	I/O	FT.	$\frac{1}{2}$	TIM3_CH2	
		40	PD ₈	I/O	FT	$\qquad \qquad \blacksquare$	USART3 TX, SPI1_SCK/I2S1_CK	
		41	PD ₉	I/O	FT		USART3_RX, SPI1_NSS/I2S1_WS, TIM1 BKIN2	
21	32	42	PA10	I/O	FT fd	(3)	SPI2 MOSI, USART1 RX, TIM1 CH3, TIM17 BKIN, I2C1 SDA, EVENTOUT	
22	33	43	PA11 $[PA9]^{(4)}$	I/O	FT f	(3)	SPI1 MISO/I2S1 MCK, USART1_CTS, TIM1_CH4, TIM1_BKIN2, I2C2_SCL	
23	34	44	PA12 $[PA10]^{(4)}$	I/O	FT f	(3)	SPI1 MOSI/I2S1 SD, USART1 RTS DE CK, TIM1_ETR, I2S_CKIN, I2C2_SDA	

Table 11. Pin assignment and description (continued)

	Pin Number							
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
24	35	45	PA13	U	FT	(5)	SWDIO, IR OUT, EVENTOUT	
25	36	46	PA14-BOOT0	I/O	FT	(5)	SWCLK, USART2 TX, EVENTOUT	BOOT ₀
26	37	47	PA15	I/O	FT		SPI1_NSS/I2S1_WS, USART2 RX, USART4 RTS DE CK, USART3 RTS DE CK, EVENTOUT	
	\overline{a}	48	PC ₈	U	FT	\blacksquare	TIM3 CH3, TIM1 CH1	
		49	PC ₉	I/O	FT		I2S CKIN, TIM3 CH4, TIM1_CH2	
	38	50	P _D ₀	I/O	FT_c	(3)	EVENTOUT, SPI2_NSS, TIM16 CH1	
	39	51	PD ₁	I/O	FT d	(3)	EVENTOUT, SPI2 SCK, TIM17 CH1	
	40	52	PD ₂	I/O	FT c	(3)	USART3 RTS DE CK, TIM3_ETR, TIM1_CH1N	
	41	53	PD ₃	I/O	FT_d	(3)	USART2_CTS, SPI2_MISO, TIM1 CH2N	
		54	PD ₄	U	FT	\blacksquare	USART2 RTS DE CK, SPI2 MOSI, TIM1 CH3N	
		55	PD ₅	I/O	FT		USART2 TX, SPI1 MISO/I2S1 MCK, TIM1_BKIN	
		56	PD ₆	I/O	FT		USART2 RX, SPI1 MOSI/I2S1 SD	
27	42	57	PB ₃	I/O	FT_a		SPI1 SCK/I2S1_CK, TIM1_CH2, USART1 RTS DE CK, EVENTOUT	
28	43	58	PB4	I/O	FT_a		SPI1 MISO/I2S1 MCK, TIM3 CH1, USART1 CTS, TIM17 BKIN, EVENTOUT	
29	44	59	PB ₅	I/O	FT.		SPI1 MOSI/I2S1 SD, TIM3 CH2, TIM16 BKIN, I2C1_SMBA	WKUP6

Table 11. Pin assignment and description (continued)

Pin Number								
LQFP32	LQFP48	LQFP64	Pin name (function upon reset)	Pin type	I/O structure	Note	Alternate functions	Additional functions
30	45	60	PB ₆	I/O	FT_fa		USART1 TX, TIM1 CH3, TIM16 CH1N, SPI2 MISO, I2C1 SCL, EVENTOUT	
31	46	61	PB7	I/O	FT_fa	$\overline{}$	USART1 RX, SPI2 MOSI, TIM17 CH1N, USART4 CTS, I2C1 SDA, EVENTOUT	
32	47	62	PB ₈	I/O	FT f		SPI2 SCK, TIM16 CH1, USART3_TX, TIM15_BKIN, I2C1 SCL, EVENTOUT	
1	48	63	PB ₉	UO	FT_f		IR OUT, TIM17 CH1, USART3 RX, SPI2 NSS, I2C1 SDA, EVENTOUT	
		64	PC10	I/O	FT		USART3_TX, USART4_TX, TIM1 CH3	

Table 11. Pin assignment and description (continued)

1. PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF - These GPIOs must not be used as current sources (for example to drive a LED).

2. After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers as they are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the RM0444 reference manual.

3. Upon reset, a pull-down resistor might be present on PA8, PD0, or PD2, depending on the voltage level on PB0, PA9, PC6, PA10, PD1, and PD3. In order to disable this resistor, strobe the UCPDx_STROBE bit of the SYSCFG_CFGR1 register during start-up sequence.

4. Pins PA9/PA10 can be remapped in place of pins PA11/PA12 (default mapping), using SYSCFG_CFGR1 register.

5. Upon reset, these pins are configured as SW debug alternate functions, and the internal pull-up on PA13 pin and the internal pull-down on PA14 pin are activated.

STM32G070CB/KB/RB

DS12766 Rev 2 37/93

STM32G070CB/KB/RB

PF1 OSC_EN - TIM15_CH1N - - - - -

J,

TIM15_CH1N

 $\bar{1}$

OSC_EN

 $F₁$

 \mathbf{I}

l,

 \mathbf{I}

l,

STM32G070CB/KB/RB

ST

DS12766 Rev 2 39/93

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

Parameter values defined at temperatures or in temperature ranges out of the ordering information scope are to be ignored.

Packages used for characterizing certain electrical parameters may differ from the commercial packages as per the ordering information.

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A(max)$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3σ).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25 °C$, $V_{DD} = V_{DDA} = 3 V$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean ±2σ).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 6*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 7*.

40/93 DS12766 Rev 2

5.1.6 Power supply scheme

Figure 8. Power supply scheme

Caution: Power supply pin pair (VDD/VDDA and VSS/VSSA) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

5.1.7 Current consumption measurement

Figure 9. Current consumption measurement scheme

ST

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 17*, *Table 18* and *Table 19* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

All voltages are defined with respect to V_{SS} .

1. Refer to *Table 18* for the maximum allowed injected current values.

2. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.

Table 18. Current characteristics

1. All main power (VDD/VDDA, VBAT) and ground (VSS/VSSA) pins must always be connected to the external power supplies, in the permitted range.

2. A positive injection is induced by V_{IN} > V_{DDIOx} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 17: Voltage characteristics* for the maximum allowed

3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

4. On these I/Os, any current injection disturbs the analog performances of the device.

5. When several inputs are submitted to a current injection, the maximum $\sum |I_{NJ(P|N)}|$ is the absolute sum of the negative injected currents (instantaneous values).

Table 19. Thermal characteristics

5.3 Operating conditions

5.3.1 General operating conditions

Table 20. General operating conditions

1. When RESET is released functionality is guaranteed down to V_{PDR} min.

2. For operation with voltage higher than V_{DD} +0.3 V, the internal pull-up and pull-down resistors must be disabled.

3. The T_A(max) applies to P_D(max). At P_D < P_D(max) the ambient temperature is allowed to go higher than T_A(max) provided that the junction temperature T_J does not exceed T_J(max). Refer to *Section 6.4: Therm*

5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 21* are derived from tests performed under the ambient temperature condition summarized in *Table 20*.

Table 21. Operating conditions at power-up / power-down

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under the ambient temperature conditions summarized in *Table 20*.

Symbol	Parameter	Conditions ⁽¹⁾	Min	Typ	Max	Unit
$\mathrm{t}_{\mathsf{RSTTEMPO}}^{(2)}$	POR temporization when V_{DD} crosses V_{POR}	V_{DD} rising	$\overline{}$	250	400	μs
V_{POR} ⁽²⁾	Power-on reset threshold		2.06	2.10	2.14	v
V_{PDR} ⁽²⁾	Power-down reset threshold		1.96	2.00	2.04	V
V _{hyst_POR_PDR}	Hysteresis of V _{POR} and V _{PDR}	Hysteresis in continuous mode	$\overline{}$	20	\blacksquare	mV
		Hysteresis in other mode		30	-	

Table 22. Embedded reset and power control block characteristics

1. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

2. Guaranteed by design.

5.3.4 Embedded voltage reference

The parameters given in *Table 23* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 23. Embedded internal voltage reference

1. The shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design.

Figure 10. VREFINT VS. temperature

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 9: Current consumption measurement scheme*.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0454 reference manual).
- When the peripherals are enabled $f_{PCLK} = f_{HCLK}$
- For Flash memory and shared peripherals $f_{PCLK} = f_{HCLK} = f_{HCLKS}$

Unless otherwise stated, values given in *Table 24* through *Table 30* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Table 24. Current consumption in Run and Low-power run modes at different die temperatures

1. Based on characterization results, not tested in production.

2. Prefetch and cache enabled when fetching from Flash

3. V_{DD} = 3.0 V for values in Typ columns and 3.6 V for values in Max columns, all peripherals disabled, cache enabled,
prefetch disabled for code and data fetch from Flash and enabled from SRAM

		Conditions			Typ		Max ⁽¹⁾		
Symbol	Parameter	General	Voltage scaling	f_{HCLK}	25° C	85° C	25° C	85° C	Unit
				64 MHz	2.0	2.1	2.2	2.5	
				56 MHz	1.8	1.9	2.0	2.3	
		Flash memory enabled;	Range 1	48 MHz	1.5	1.7	1.9	2.0	mA
I DD(Sleep)	Supply current in Sleep mode	f_{HCLK} = f_{HSE} bypass (≤16 MHz; PLL disabled), f_{HCLK} = $f_{PLLRCLK}$ (>16 MHz; PLL enabled); All peripherals disabled		32 MHz	1.1	1.2	1.4	1.6	
			Range 2	24 MHz	0.9	1.0	1.2	1.3	
				16 MHz	0.6	0.7	0.7	0.8	
				16 MHz	0.4	0.6	0.6	0.7	
				8 MHz	0.3	0.3	0.4	0.6	
				2 MHz	0.1	0.2	0.2	0.5	
I DD(LPSleep)				2 MHz	65	108	180	432	
	Supply	Flash memory disabled; PLL disabled;		1 MHz	36	83	156	396	
	current in Low-power	f_{HCLK} = f_{HSE} bypass (> 32 kHz),		500 kHz	27	70	150	300	μA
	sleep mode	f_{HCLK} = f_{LSE} bypass (= 32 kHz); All peripherals disabled		125 kHz	17	61	132	282	
				32 kHz	15	58	132	270	

Table 25. Current consumption in Sleep and Low-power sleep modes

1. Based on characterization results, not tested in production.

1. Based on characterization results, not tested in production.

DS12766 Rev 2 47/93

- 1. Flash memory not powered.
- 2. Based on characterization results, not tested in production.

Table 28. Current consumption in Standby mode

1. Based on characterization results, not tested in production.

Table 29. Current consumption in VBAT mode

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 47: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 30: Current consumption of peripherals*, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$
I_{SW} = V_{DDIO1} \times f_{SW} \times C
$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load

 V_{DDIO1} is the I/O supply voltage

 f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_S$

 C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
	- when the peripheral is clocked on
	- when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in *Table 17: Voltage characteristics*
- The power consumption of the digital part of the on-chip peripherals is given in the following table. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 30. Current consumption of peripherals

1. The AHB to APB Bridge is automatically active when at least one peripheral is ON on the APB.

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 31* are the latency between the event and the execution of the first user instruction.

1. Based on characterization results, not tested in production.

2. Time until REGLPF flag is cleared in PWR_SR2.

Table 32. Regulator mode transition times(1)

1. Based on characterization results, not tested in production.

2. Time until VOSF flag is cleared in PWR_SR2.

5.3.7 External clock source characteristics

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. See *Figure 11* for recommended clock input waveform.

Table 33. High-speed external user clock characteristics(1)

1. Guaranteed by design.

Figure 11. High-speed external clock source AC timing diagram

52/93 DS12766 Rev 2

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. See *Figure 12* for recommended clock input waveform.

1. Guaranteed by design.

Figure 12. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 35*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

1. Guaranteed by design.

2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

3. This consumption level occurs during the first 2/3 of the $t_{\text{SU(HSE)}}$ startup time

 $4.$ t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is
reached. This value is measured for a standard crystal resonator and it can vary significantly

For $C_{1,1}$ and $C_{1,2}$, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 13*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing $C_{1,1}$ and $C_{1,2}$.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Figure 13. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 36*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 36. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$

1. Guaranteed by design.

2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

- 3. $t_{\text{SU(LSE)}}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with t
- *Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.*

Figure 14. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

5.3.8 Internal clock source characteristics

The parameters given in *Table 37* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
f _{HSI16}	HSI16 Frequency	$V_{DD} = 3.0 V, T_A = 30 °C$	15.88		16.08	MHz	
	HSI16 oscillator frequency drift over	T_A = 0 to 85 °C	-1		1	$\%$	
Δ Temp(HSI16)	temperature	T_A = -40 to 85 °C	-2		1.5	$\%$	
Δ VDD(HSI16)	HSI16 oscillator frequency drift over V _{DD}	$V_{DD} = V_{DD}$ (min) to 3.6 V	-0.1	$\overline{}$	0.05	$\%$	
TRIM		From code 127 to 128	-8	-6	-4		
	HSI16 frequency user trimming step	From code 63 to 64 From code 191 to 192	-5.8	-3.8	-1.8	$\frac{0}{0}$	
		For all other code increments	0.2	0.3	0.4		
$D_{HS116}^{(2)}$	Duty Cycle		45		55	$\%$	
$t_{\mathsf{su(HS116)}}^{(2)}$	HSI16 oscillator start-up time			0.8	1.2	μs	

Table 37. HSI16 oscillator characteristics(1)

1. Based on characterization results, not tested in production.

2. Guaranteed by design.

Low-speed internal (LSI) RC oscillator

1. Based on characterization results, not tested in production.

2. Guaranteed by design.

5.3.9 PLL characteristics

The parameters given in *Table 39* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
f _{PLL_IN}	PLL input clock frequency ⁽²⁾		2.66		16	MHz	
$D_{\sf PLL_IN}$	PLL input clock duty cycle		45		55	$\frac{0}{0}$	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 1	3.09	-	122		
		Voltage scaling Range 2	3.09	-	40	MHz	
^f PLL_R_OUT		Voltage scaling Range 1	12	$\overline{}$	64	MHz	
	PLL multiplier output clock R	Voltage scaling Range 2	12	$\overline{}$	16		
^f vco out	PLL VCO output	Voltage scaling Range 1	96		344		
		Voltage scaling Range 2	96		128	MHz	
t_{LOCK}	PLL lock time		$\overline{}$	15	40	μs	
Jitter	RMS cycle-to-cycle jitter			50			
	RMS period jitter	System clock 56 MHz		40		±ps	

Table 39. PLL characteristics(1)

DS12766 Rev 2 57/93

Symbol	Parameter	Conditions	Min	Typ	Max	Unit		
I DD(PLL)	PLL power consumption on V_{DD} ⁽¹⁾	VCO freq = 96 MHz		200	260			
		VCO freq = 192 MHz		300	380	иA		
		VCO freq = 344 MHz		520	650			

Table 39. PLL characteristics(1) (continued)

1. Guaranteed by design.

2. Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the two PLLs.

5.3.10 Flash memory characteristics

Table 40. Flash memory characteristics(1)

1. Guaranteed by design.

2. Values provided also apply to devices with less Flash memory than one 128 Kbyte bank

1. Guaranteed by characterization results.

2. Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 42*. They are based on the EMS levels and classes defined in application note AN1709.

Table 42. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}] MHz $/$ 64 MHz 8	Unit
		V_{DD} = 3.6 V, T _A = 25 °C, LQFP64 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	7	
			30 MHz to 130 MHz	-1	
$\mathsf{s}_{\mathsf{EMI}}$	Peak level		130 MHz to 1 GHz	8	dBµV
			1 GHz to 2 GHz		
			EMI level	2.5	

Table 43. EMI characteristics

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 44. ESD absolute maximum ratings

1. Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current is injected to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIO1} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter: ADC error above a certain limit (higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5 µA/+0 µA range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 46. I/O current injection susceptibility(1)

1. Based on characterization results, not tested in production.

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 47* are derived from tests performed under the conditions summarized in *Table 20: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

1. Refer to *Figure 15: I/O input characteristics*.

2. Tested in production.

3. Guaranteed by design.

- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula: I_{Total} Ileak max = 10 µA + [number of I/Os where V_{IN} is applied on the pad] _x I_{lkg}(Max).
- 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 15*.

Figure 15. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±6 mA, and up to $±15$ mA with relaxed V_{OL}/V_{OH} .

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DDIO1} , plus the maximum consumption of the MCU sourced on V_{DD} cannot exceed the absolute maximum rating IVDD (see *Table 17: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS} , plus the maximum consumption of the MCU sunk on V_{SS} , cannot exceed the absolute maximum rating V_{SS} (see *Table 17: Voltage characteristics*).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in

DS12766 Rev 2 63/93

Table 20: General operating conditions. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

1. The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 17: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings $ΣI_{1O}$.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. Guaranteed by design.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 16* and *Table 49*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG_CFGR1 register. Refer to the RM0454 reference manual for a description of GPIO Port configuration register.

2. Guaranteed by design.

3. This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

4. The fall time is defined between 70% and 30% of the output waveform, according to I²C specification.

1. Refer to *Table 49: I/O AC characteristics*.

5.3.15 NRST input characteristics

The NRST input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PIL} .

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 20: General operating conditions*.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}$	NRST input low level voltage				$0.3 \times V_{DDIO1}$	v
$V_{IH(NRST)}$	NRST input high level voltage		$0.7 \times V_{DDIO1}$			
$V_{\mathsf{hys}(\mathsf{NRST})}$	NRST Schmitt trigger voltage hysteresis			200		mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
$V_{F(NRST)}$	NRST input filtered pulse			$\overline{}$	70	ns
$V_{\sf NF(NRST)}$	NRST input not filtered pulse	2.0 V \leq V _{DD} \leq 3.6 V	350			ns

Table 50. NRST pin characteristics(1)

1. Guaranteed by design.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 17. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in *Table 50: NRST pin characteristics*. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Analog switch booster

Table 51. Analog switch booster characteristics(1)

1. Guaranteed by design.

5.3.17 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 52* are preliminary values derived from tests performed under ambient temperature, $f_{PCI K}$ frequency and V_{DDA} supply voltage conditions summarized in *Table 20: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 52. ADC characteristics(1)

DS12766 Rev 2 67/93

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
		12 bits	$\qquad \qquad \blacksquare$	$\overline{}$	2.50	
		10 bits	$\qquad \qquad \blacksquare$	$\overline{}$	2.92	
f_s	Sampling rate	8 bits	$\qquad \qquad \blacksquare$	\blacksquare	3.50	MSps
		6 bits	$\overline{}$	\overline{a}	4.38	
	External trigger	f_{ADC} = 35 MHz; 12 bits	$\frac{1}{2}$	\blacksquare	2.33	MHz
f _{TRIG}	frequency	12 bits	\blacksquare	\blacksquare	$f_{ADC}/15$	
$V_{\text{AIN}}^{(3)}$	Conversion voltage range		V_{SSA}	$\qquad \qquad \blacksquare$	V_{REF+}	V
R_{AlN}	External input impedance		$\qquad \qquad \blacksquare$	$\overline{}$	50	$k\Omega$
C_{ADC}	Internal sample and hold capacitor		$\qquad \qquad \blacksquare$	5		pF
t_{STAB}	ADC power-up time		$\overline{2}$			Conversion cycle
	Calibration time	f_{ADC} = 35 MHz	2.35			μs
t_{CAL}			82			$1/f_{ADC}$
	Trigger conversion latency	$CKMODE = 00$	\overline{c}	\blacksquare	3	$1/f_{ADC}$
		$CKMODE = 01$	6.5			
t_{LATR}		$CKMODE = 10$	12.5			$1/f_{PCLK}$
		$CKMODE = 11$	3.5			
			0.043	\blacksquare	4.59	μs
$\mathfrak{t}_{\mathsf{s}}$	Sampling time	f_{ADC} = 35 MHz	1.5	$\overline{}$	160.5	$1/f_{ADC}$
t _{ADCVREG_STUP}	ADC voltage regulator start-up time				20	μs
	Total conversion time	f_{ADC} = 35 MHz Resolution = 12 bits	0.40		4.95	μs
t _{CONV}	(including sampling time)	Resolution = 12 bits	t_s + 12.5 cycles for successive approximation $= 14$ to 173			$1/f_{ADC}$
t _{IDLE}	Laps of time allowed between two conversions without rearm			$\qquad \qquad \blacksquare$	100	μs
		f_s = 2.5 MSps	$\qquad \qquad \blacksquare$	410	\blacksquare	
I _{DDA(ADC)}	ADC consumption from V _{DDA}	$f_s = 1$ MSps	$\qquad \qquad \blacksquare$	164	-	μA
		f_s = 10 kSps	$\overline{}$	17	$\overline{}$	

Table 52. ADC characteristics(1) (continued)

			,,,,,,,,,,,,,,,			
Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
I DDV(ADC)	ADC consumption from V_{REF+}	f_s = 2.5 MSps	$\,$	65		μA
		$f_c = 1$ MSps	-	26		
		f_s = 10 kSps	\blacksquare	0.26		

Table 52. ADC characteristics(1) (continued)

1. Guaranteed by design

2. I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.

3. V_{REF+} is internally connected to V_{DDA} on some packages.Refer to *Section 4: Pinouts, pin description and alternate functions* for further details.

Table 53. Maximum ADC RAIN

DS12766 Rev 2 69/93

Table 53. Maximum ADC R_{AIN} (continued)

1. Guaranteed by design.

2. I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when V_{DDA} ≥ 2.4 V.

- 1. Based on characterization results, not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current.
- 4. I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V_{DDA} < 2.4 V and disabled when $V_{\text{DDA}} \geq 2.4 \text{ V}$.

Figure 18. ADC accuracy characteristics

- 1. Refer to *Table 52: ADC characteristics* for the values of R_{AIN} and C_{ADC}.
- 2. C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the
pad capacitance (refer to *Table 47: I/O static characteristics* for the value of the pad capacitance). A high ${\rm C}_{\sf parasitic}$ value will downgrade conversion accuracy. To remedy this, ${\rm f}_{\sf ADC}$ should be reduced.
- 3. Refer to *Table 47: I/O static characteristics* for the values of Ilkg.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 8: Power supply scheme*. The 100 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

DS12766 Rev 2 71/93

5.3.18 Temperature sensor characteristics

Table 55. TS characteristics

1. Guaranteed by design.

2. Based on characterization results, not tested in production.

3. Measured at $V_{DDA} = 3.0 V \pm 10$ mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte.

4. Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

5.3.19 V_{BAT} monitoring characteristics

Table 56. V_{BAT} monitoring characteristics

1. Guaranteed by design.

Table 57. V_{BAT} charging characteristics

5.3.20 Timer characteristics

The parameters given in the following tables are guaranteed by design. Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 58. TIMx(1) characteristics

1. TIMx is used as a general term in which x stands for $1, 3, 4, 5, 6, 7, 8, 15, 16$ or 17.

1. The exact timings further depend on the phase of the APB interface clock versus the LSI clock, which causes an uncertainty of one RC period.

5.3.21 Characteristics of communication interfaces

I 2 C-bus interface characteristics

The I^2C -bus interface meets timing requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The timings are guaranteed by design as long as the I2C peripheral is properly configured (refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.

Table 60. Minimum I2CCLK frequency

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIO1} is disabled, but is still present. Only FT_f I/O pins support Fm+ low-level output current maximum requirement. Refer to *Section 5.3.14: I/O port characteristics* for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the following table for its characteristics:

Table 61. I2C analog filter characteristics(1)

1. Based on characterization results, not tested in production.

2. Spikes shorter than the limiting duration are suppressed.

SPI/I2S characteristics

Unless otherwise specified, the parameters given in *Table 62* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 11 (output speed)
- capacitive load C = 30 pF
- measurement points at CMOS levels: $0.5 \times V_{DD}$

Refer to *Section 5.3.14: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Electrical characteristics **STM32G070CB/KB/RB**

1. Based on characterization results, not tested in production.

1. Measurement points are done at CMOS levels: $0.3 V_{DD}$ and $0.7 V_{DD}$.

Figure 22. SPI timing diagram - master mode

1. Measurement points are set at CMOS levels: $0.3 V_{DD}$ and $0.7 V_{DD}$.

Table 63. I2S characteristics(1)

Symbol	Conditions Parameter		Min	Max	Unit
f_{MCK}	I2S main clock output	f_{MCK} = 256 x Fs; (Fs = audio sampling frequency) $Fs_{min} = 8$ kHz; $Fs_{max} = 192$ kHz;	2.048	49.152	MHz
f_{CK}	I2S clock frequency	Master data		64xFs	MHz
		Slave data		64xFs	
D_{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	$\%$

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{v(WS)}$	WS valid time	Master mode		8	
$t_{h(WS)}$	WS hold time	Master mode	2		
$t_{\text{su(WS)}}$	WS setup time	Slave mode	4		
$t_{h(WS)}$	WS hold time	Slave mode	2		
$t_{\text{su(SD_MR)}}$	Data input setup time	Master receiver	4		
$t_{\textsf{su}(\textsf{SD_SR})}$		Slave receiver	5		
$t_{h(SD_MR)}$	Data input hold time	Master receiver	4.5		
$t_{h(SD_SR)}$		Slave receiver	$\overline{2}$		ns
$t_{v(SD_ST)}$	Data output valid time - slave transmitter	after enable edge; $2.7 < V_{DD} < 3.6V$		16	
		after enable edge; $V_{DD}(min) < V_{DD} < 3.6V$		23	
$t_{V(SD_MTT)}$	Data output valid time - master transmitter	after enable edge		5.5	
$t_{h(SD_ST)}$	Data output hold time - slave transmitter	after enable edge	8		
$t_{h(SD_MT)}$	Data output hold time - master transmitter	after enable edge	1		

Table 63. I2S characteristics(1) (continued)

1. Based on characterization results, not tested in production.

1. Measurement points are done at CMOS levels: $0.3 V_{DDIO1}$ and $0.7 V_{DDIO1}$.

2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 24. I2S master timing diagram (Philips protocol)

- 1. Based on characterization results, not tested in production.
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

USART characteristics

Unless otherwise specified, the parameters given in *Table 64* for USART are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 20: General operating conditions*. The additional general conditions are:

- OSPEEDRy[1:0] set to 10 (output speed)
- capacitive load $C = 30$ pF
- measurement points at CMOS levels: $0.5 \times V_{DD}$

Refer to *Section 5.3.14: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, CK, TX, and RX for USART).

Table 64. USART characteristics

Electrical characteristics **STM32G070CB/KB/RB**

Table 64. USART characteristics

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

6.1 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.

Figure 25. LQFP64 package outline

1. Drawing is not to scale.

DS12766 Rev 2 81/93

Table 65. LQFP64 package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 26. Recommended footprint for LQFP64 package

1. Dimensions are expressed in millimeters.

82/93 DS12766 Rev 2

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 27. LQFP64 package marking example

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.2 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.

1. Drawing is not to scale.

Table 66. LQFP48 mechanical data

84/93 DS12766 Rev 2

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E ₃	-	5.500			0.2165	
$\mathbf e$	-	0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	$\overline{}$	1.000			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
$_{\rm ccc}$			0.080			0.0031

Table 66. LQFP48 mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a

6.3 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.

1. Drawing is not to scale.

DS12766 Rev 2 87/93

Table 67. LQFP32 mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

1. Dimensions are expressed in millimeters.

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.4 Thermal characteristics

The operating junction temperature T_J must never exceed the maximum given in *Table 20: General operating conditions*.

The maximum junction temperature in °C that the device can reach if respecting the operating conditions, is:

$$
T_{J}(max) = T_{A}(max) + P_{D}(max) \times \Theta_{JA}
$$

where:

- T_A (max) is the maximum operating ambient temperature in $°C$,
- ΘJA is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D = P_{INT} + P_{I/O}$
	- P_{INT} is power dissipation contribution from product of I_{DD} and V_{DD}
	- $-$ P_{I/O} is power dissipation contribution from output ports where:

 $P_{I/O} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIO1} - V_{OH}) \times I_{OH}),$

taking into account the actual $V_{\text{OL}}/I_{\text{OL}}$ and $V_{\text{OH}}/I_{\text{OH}}$ of the I/Os at low and high level in the application.

Symbol	Parameter	Value Package		Unit	
Θ_{JA}	Thermal resistance junction-ambient	LQFP64 10 \times 10 mm	65	\degree C/W	
		LQFP48 7×7 mm	75		
		LQFP32 7×7 mm	76		

Table 68. Package thermal characteristics

6.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (still air). Available from www.jedec.org.

7 Ordering information

˽TR = tape and reel packing

˽˽˽ = tray packing

other = 3-character ID incl. custom Flash code and packing information

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest ST sales office.

8 Revision history

Table 69. Document revision history

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to *www.st.com/trademarks*. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

DS12766 Rev 2 93/93