



XRD8794

CMOS, 2 MSPS, 12-Bit
Analog-to-Digital Converter
with Parallel Logic Interface Port

FEATURES

- 12-Bit ADC with $DNL = \pm 1$ LSB, $INL = \pm 2.5$ LSB
- $SNR > 60$ dB
- Sampling Frequency ≤ 2 MHz
- Internal Track and Hold: Input -3 dB Frequency = 10 MHz
- Single 5 V Supply
- Rail-to-Rail Input Range
- V_{REF} Range: 1.5 V to V_{DD}
- CMOS Low Power: 175 mW (typ)
- 1/4, 1/2 and 3/4 Scale Reference Resistor Taps
- Three-State Outputs
- Binary and Two's Complement Digital Output Mode
- Latch-Up Proof
- ESD: 2000 V Minimum Protection

APPLICATIONS

- Scanners
- Digital Cameras
- Instrumentation
- Medical Imaging
- Broadcast and Studio Video
- Digital Oscilloscopes
- Spectrum Analysis
- HDSL

5

GENERAL DESCRIPTION

The XRD8794 is a 2 MSPS 12-bit subranging Analog-to-Digital Converter with $DNL = \pm 1$ LSB and $INL = \pm 2.5$ LSB. The XRD8794 contains an internal track and hold and an analog input bandwidth of 10 MHz.

The XRD8794 operates with a single 5 V supply while consuming 175 mW of power (typical). Separate pins for reference ladder terminals and power supplies allow flexibility for various A_{IN} , V_{REF} and power supply ranges.

Data is presented at the parallel output port every clock cycle after a 2.5 cyc

le pipeline delay from sample edge. The digital output port is also equipped with a 3-state function. $MINV$ enables binary and 2's complement data formatting. Through pins R1-R3, transfer function adjustment can be accommodated.

ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
PDIP	-40 to +85°C	XRD8794AIP	± 1	± 2.5
SOIC (EIAJ)	-40 to +85°C	XRD8794AIK	± 1	± 2.5
SOIC (Jedec)	-40 to +85°C	XRD8794AID	± 1	± 2.5






Figure 1. Simplified Block Diagram

PIN CONFIGURATIONS

See Packaging Section for Package Dimensions



28 Pin PDIP (0.600")



28 Pin SOP (EIAJ, 8.4mm)

28 Pin SOIC (Jedec, 0.300")

Contact Factory for Availability of Smaller PDIP Packages

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	DB11	Data Output Bit 11 (MSB)
2	AGND	Analog Ground
3	A _{IN}	Analog Input
4	AV _{DD}	Analog Positive Supply
5	R2	Ref. Resistor Ladder Tap (1/2 V _{REF})
6	R3	Ref. Resistor Ladder Tap (3/4 V _{REF})
7	R1	Ref. Resistor Ladder Tap (1/4 V _{REF})
8	V _{REFB}	Negative Reference
9	V _{REFT}	Positive Reference
10	AV _{DD}	Analog Positive Supply
11	AGND	Analog Ground
12	MINV	Invert MSB (Active High)
13	DB0	Data Output Bit 0 (LSB)
14	DB1	Data Output Bit 1

PIN NO.	NAME	DESCRIPTION
15	DB2	Data Output Bit 2
16	DB3	Data Output Bit 3
17	DB4	Data Output Bit 4
18	DB5	Data Output Bit 5
19	DV _{DD}	Digital Positive Supply
20	DGND	Digital Ground
21	Aperture	Delayed Clock, indicates sample point
22	OE	Output Enable (Active Low)
23	CLK	Clock
24	DB6	Data Output Bit 6
25	DB7	Data Output Bit 7
26	DB8	Data Output Bit 8
27	DB9	Data Output Bit 9
28	DB10	Data Output Bit 10

ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified: $AV_{DD} = DV_{DD} = 5\text{ V}$, $FS = 2\text{ MHz}$ (50% Duty Cycle),

$V_{REF(+)} = 5.0\text{ V}$, $V_{REF(-)} = AGND$, $TA = 25^{\circ}\text{C}$

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
KEY FEATURES						
Resolution			12		Bits	
Max. Sampling Rate	FS	2			MHz	
ACCURACY ¹						
Differential Non-Linearity	DNL			±1	LSB	Best Fit Line (Max INL – Min INL)/2
Integral Non-Linearity	INL			2.5	LSB	
Zero Scale Error	EZS		+10		LSB	
Full Scale Error	EFS		-10		LSB	
REFERENCE VOLTAGES						
Positive Ref. Voltage ³	V _{REF(+)}	2.0		AV _{DD}	V	Functional
Negative Ref. Voltage ³	V _{REF(-)}	AGND			V	
Differential Ref. Voltage ³	V _{REF}	2.0		AV _{DD}	V	
Ladder Resistance	R _L		550		Ω	
ANALOG INPUT						
Input Bandwidth (-3 dB) ⁴	BW		10		MHz	Aperture pin load 5 pF. Measured at 50% point.
Input Voltage Range	V _{IN}	V _{REF(-)}		V _{REF(+)}	V p-p	
Input Capacitance Sample ⁵	C _{IN}		50		pF	
Input Capacitance Convert ⁵			8		pF	
Aperture Delay from Clock ²	t _{AP}		35	40	ns	
Aperture Delay from Aperture Signal ⁷	t _{AP}		0		ns	
DIGITAL INPUTS						
Logical "1" Voltage	V _{IH}	2.4			V	V _{IN} =DGND to DV _{DD}
Logical "0" Voltage	V _{IL}			0.8	V	
Leakage Currents ⁶	I _{IN}		10		μA	
CLK, OE, MINV			5		pF	
Input Capacitance						
Clock Timing						
Clock Period	t _S	330	500		ns	Functional
Rise & Fall Time ⁷	t _R , t _F		15		ns	Functional
"High" Time ³	t _{PWH}	150	235		ns	Functional
"Low" Time ³	t _{PWL}	150	235		ns	Functional
Duty Cycle ³			50		%	
DIGITAL OUTPUTS						
Logical "1" Voltage	V _{OH}	DV _{DD} -0.5			V	C _{OUT} =15 pF I _{LOAD} = 2 mA I _{LOAD} = 2 mA V _{CUT} =DGND to DV _{DD}
Logical "0" Voltage	V _{OL}			0.4	V	
3-state Leakage	I _{OZ}		1		μA	
Data Enable Delay ²	t _{DEN}		10	40	ns	
Data 3-state Delay ²	t _{DHZ}		10	40	ns	
Data Valid Delay ²	t _{DV}		45	80	ns	OE = 0
Data Invalid Delay ²	t _{DI}		45	80	ns	OE = 0

ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Units	Test Conditions/Comments
POWER SUPPLIES⁸ (Tmin to Tmax)						
Operating Voltage (AV _{DD} , DV _{DD})	V _{DD}		5		V	
Current (AV _{DD} + DV _{DD})	I _{DD}		35	45	mA	
AC PARAMETERS						
Signal Noise Ratio (N+D)	SNR		66		dB	F _{IN} = 100 kHz

NOTES

- ¹ Tester measures code transitions by dithering the voltage of the analog input (V_{IN}). The difference between the measured and the ideal code width (V_{REF}/4096) is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- ² Guaranteed. Not tested.
- ³ Specified values guarantee functionality. Refer to other parameters for accuracy.
- ⁴ -3 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- ⁵ Switched capacitor analog input requires driver with low output resistance.
- ⁶ All inputs have diodes to DV_{DD} and DGND. Input(s) OE and MINV have internal pull down(s). Input DC currents will not exceed specified limits for any input voltage between DGND and DV_{DD}.
- ⁷ Condition to meet aperture delay specifications (t_{AR}, t_{AL}). Actual rise/fall time can be less stringent with no loss of accuracy.
- ⁸ AGND & DGND pins are connected through the silicon substrate.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} to GND	7 V	Storage Temperature	-65 to +150°C
V _{REF(+)} & V _{REF(-)}	V _{DD} +0.5 to GND -0.5 V	Lead Temperature (Soldering 10 seconds)	+300°C
V _{IN}	V _{DD} +0.5 to GND -0.5 V	Package Power Dissipation Rating @ 75°C	
All Inputs	V _{DD} +0.5 to GND -0.5 V	PDIP, SOIC	1050mW
All Outputs	V _{DD} +0.5 to GND -0.5 V	Derates above 75°C	14mW/°C

NOTES:

- ¹ Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- ² Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100µs.
- ³ V_{DD} refers to AV_{DD} and DV_{DD}. GND refers to AGND and DGND.




Figure 2. Timing Diagram with $\overline{OE} = 0$

$$t_{DV} = t_{AP} + t_{DEN}$$

$$t_{DI} = t_{AP} + t_{DHZ}$$




Figure 3. 3-State Timing Diagram




Figure 4. Block Diagram of the XRD8794 Output

OVERVIEW OF THE XRD8794 PINS & OPERATION NOTES

$\overline{OE}$: Output Enable (Input)

This signal controls the 3-state drivers on the digital outputs DB0 - DB11 as shown in Figure 3. During normal operation, $\overline{OE}$ should be held low so that all outputs are enabled (NOTE: an internal resistor will pull $\overline{OE}$ to this level if it is not connected). When $\overline{OE}$ is driven high, DB0 - DB11 goes into high impedance mode. This control operates asynchronously to the clock and only controls the output drivers. The internal output register will get updated if the clock is running while the outputs are in 3-state mode. The aperture and $\overline{OE}$ signals are internally combined to enable the output data. If aperture is high, the output data bits are tri-stated, independent of $\overline{OE}$. Figure 4. shows the circuit used to tri-state the output. This will reduce the errors introduced by digital output coupling during the A_{IN} sample time.

APERTURE: Aperture Delay Sync (Output)

This signal is high when the internal sample/hold function is sampling V_{IN} , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference ladder). The value of V_{IN} at the high to low transition of APERTURE is the value that will be digitized. A system can monitor this signal and adjust the CLK to accurately synchronize the sampling point to an external event. The aperture and $\overline{OE}$ signals are internally combined to enable the output data. If aperture is high, the output data bits are tri-stated, independent of $\overline{OE}$. This will reduce the errors introduced by digital output coupling during the A_{IN} sample time.

MINV: Digital Output Format (Input)

This signal controls the format of the digital output data bits DB0 - DB11. Normally it is held low so the data is in straight binary format (all 0's when $V_{IN} = V_{RB}$; all 1's when $V_{IN} = V_{RT}$). If MINV is pulled high then the MSB (DB11) will be inverted.

MINV is meant to be a static digital signal. If it is to change during operation, it should only change when the CLK is low. Changing MINV on the wrong phase of the CLK will not hurt anything, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV has an internal pull down device.




Figure 5. MINV Simplified Logic Circuit

V_{IN} Analog Input

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock. V_{IN} is sampled at the high to low clock transition. The diagram Figure 6. shows an equivalent input circuit.




Figure 6. Equivalent Input Circuit

R1, R2, R3: Reference Ladder Taps

These taps connect to every 1/4 point along the reference ladder; R1 is 1/4th up from V_{RB} , R3 is 3/4ths up from V_{RB} (or 1/4th down from V_{RT}). Normally these pins should have 0.1 microfarad capacitors to GND; this helps reduce the INL errors by stabilizing the reference ladder voltages.

These taps can also be used to alter the transfer curve of the ADC. A 4-segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins.

This may be desirable to make the probability of codes for a certain range of V_{IN} be enhanced or minimized.

Sometimes this is referred to as probability density function shaping, or histogram shaping.

The internal interconnect resistance from each of the tap pins to the ladder is less than 3Ω.

1.6V maximum per tap is recommended for applications above 85°C. Up to 3.2V is allowed for applications under 85°C.






Figure 7. A Piecewise Linear Transfer Function




Only the Ladder detail shown.

Figure 8. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function


PERFORMANCE CHARACTERISTICS




Graph 1. INL




Graph 2. INL vs. Sampling Frequency




Graph 3. I_{DD} vs. Supply Voltage




Graph 4. DNL



Graph 5. DNL vs. Sampling Frequency



Graph 6. DNL vs. Reference Voltage



Graph 7. I_{DD} vs. Sampling Frequency