

## 54S157, 54S158 Data Selectors/Multiplexers

54S157 Quad 2-Input Data Selector/Multiplexer (Non-Inverted)  
54S158 Quad 2-Input Data Selector/Multiplexer (Inverted)

### Military Logic Products

### Product Specification

#### DESCRIPTION

The 54S157 is a quad 2-input multiplexer which selects four bits of data from two sources under the control of a common Select input (S). The Enable input (E) is active Low. When E is High, all of the outputs (Y) are forced Low regardless of all other input conditions.

Moving data from two groups of registers to four common output buses is a common use of the 54S157. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. Logic equations for the outputs are shown below:

$$Y_a = E \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$

$$Y_b = E \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$Y_c = E \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$Y_d = E \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

The 54S158 is similar but has inverting outputs:

$$\bar{Y}_a = E \cdot (I_{1a} \cdot S + I_{0a} \cdot \bar{S})$$

$$\bar{Y}_b = E \cdot (I_{1b} \cdot S + I_{0b} \cdot \bar{S})$$

$$\bar{Y}_c = E \cdot (I_{1c} \cdot S + I_{0c} \cdot \bar{S})$$

$$\bar{Y}_d = E \cdot (I_{1d} \cdot S + I_{0d} \cdot \bar{S})$$

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54S157/BEA, 54S158/BEA
16-Pin Ceramic FlatPack	54S157/BFA, 54S158/BFA
20-Pin Ceramic LLCC	54S157/B2A, 54S158/B2A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54S
S, E	Inputs	2SUL
Data	Inputs	1SUL
All	Outputs	10SUL

NOTE: Where a 54S Unit Load (SUL) is 50µA  $I_{IH}$  and -2.0mA  $I_{IL}$ .

#### PIN CONFIGURATION




#### LOGIC SYMBOL




# Data Selectors/Multiplexers

# 54S157, 54S158


## PIN CONFIGURATION




## LOGIC SYMBOL



## LOGIC DIAGRAM 54F157



## LOGIC DIAGRAM, 54F158



## FUNCTION TABLE, 54F157

ENABLE	SELECT INPUT	DATA INPUTS		OUTPUT
E	S	I <sub>0</sub>	I <sub>1</sub>	Y
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = High voltage level  
 L = Low voltage level  
 X = Don't care

## FUNCTION TABLE, 54F158

ENABLE	SELECT INPUT	DATA INPUTS		OUTPUT
E	S	I <sub>0</sub>	I <sub>1</sub>	Y
H	X	X	X	H
L	L	L	X	H
L	L	L	X	L
L	H	X	L	H
L	H	X	H	L

H = High voltage level  
 L = Low voltage level  
 X = Don't care

# Data Selectors/Multiplexers

# 54S157, 54S158

### ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	7.0	V
$V_I$	Input voltage range	-0.5 to +5.5	V
$I_I$	Input current range	-30 to +5	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to + $V_{CC}$	V
$T_{STG}$	Storage temperature range	-65 to +150	°C

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			+0.8	V
				+0.7	V
	+125°C				
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-1000	µA
$I_{OL}$	Low-level output current			20	mA
$T_A$	Operating free-air temperature range	-55		+125	°C

### DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}$	2.5	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}, V_{IL} = \text{Max}$			0.5	V
		+125°C			0.45	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$			-1.2	V
$I_{IH2}$	Input current at maximum input voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1.0	mA
$I_{IH1}$	High-level input current	$V_{CC} = \text{Max}, V_I = 2.7\text{V}$			100	µA
		S, E inputs				
		Data inputs			50	µA
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max}, V_I = 0.5\text{V}$			-4	mA
		S, E inputs				
		Data inputs			-2	mA
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{Max}$	-40		-110	mA
$I_{CC}$	Supply current <sup>4,5</sup> (total)	$V_{CC} = \text{Max}$				
		54S157 All inputs $\geq 4.0\text{V}$		50	78	mA
		54S158 All inputs $\geq 4.0\text{V}$		39	61	mA
		54S158 $I_{Oa}, I_{Ob}, I_{Oc}, I_{Od}$ at $\geq 4.0\text{V}$ - other inputs at 0V		41	81	mA

## Data Selectors/Multiplexers

54S157, 54S158

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 15\text{pF}$		
			Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 2, 54S157		7.5 6.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 1, 54S157		12.5 12	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 2, 54S157		15 15	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 3, 54S158		6.0 6.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 4, 54S158		11.5 12	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 3, 54S158		12 12	ns ns

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^6$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 2, 54S157		10.0 9.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 1, 54S157		15.0 14.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 2, 54S157		17.5 17.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 3, 54S158		8.5 8.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 4, 54S158		14.0 14.5	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 3, 54S158		14.5 14.5	ns ns

# Data Selectors/Multiplexers

# 54S157, 54S158


## AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$ , $V_{CC} = 5.0\text{V}^6$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 2, 54S157		13.0 12.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 1, 54S157		20.0 19.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 2, 54S157		23.0 23.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output	Waveform 3, 54S158		11.0 11.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Enable to output	Waveform 4, 54S158		18.0 19.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output	Waveform 3, 54S158		19.0 19.0	ns ns

**NOTES:**

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions and function table operating mode.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- $I_{CC}$  is measured with  $\geq 4.0\text{V}$  applied to all inputs and all outputs open.
- $I_{CC}$  is measured with all outputs open.
- These parameters are guaranteed, but not tested.


## AC WAVEFORMS




# Data Selectors/Multiplexers

## 54S157, 54S158

### TEST CIRCUIT AND WAVEFORM



Test Circuit for 54 Totem-Pole Outputs



Input Pulse Definition

FAMILY	INPUT PULSE CHARACTERISTICS					
	$R_L$	$V_M$	Rep. Rate	$T_W$	$T_{TLH}$	$T_{THL}$
54SXXX	280 $\Omega$	1.5V	1MHz	500ns	$\leq 2.5$ ns	$\leq 2.5$ ns

**DEFINITIONS:**

$C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$V_X$  = Unlocked pins must be held at  $\leq 0.8V$ ,  $\geq 2.7V$  or open per FunctionTable.