

DS55460/DS75460 Series Dual Peripheral Drivers

General Description

The DS55460/DS75460 series of dual peripheral drivers are functionally interchangeable with DS55450/DS75450 series peripheral drivers, but are designed for use in systems that require higher breakdown voltages than DS55450/DS75450 series can provide at the expense of slightly slower switching speeds. Typical applications include power drivers, logic buffers, lamp drivers, relay drivers, MOS drivers, line drivers and memory drivers.

The DS55460 and DS75460 are unique general-purpose devices each featuring two standard 54/74 series TTL gates and two uncommitted, high current, high voltage, NPN transistors. These devices offer the system designer the flexibility of tailoring the circuit to the application.

Peripheral/Power Drivers


DS55460/DS75460 Series

The DS55461/DS75461, DS55462/DS75462, DS55463/DS75463 and DS55464/DS75464 are dual peripheral AND, NAND, OR and NOR drivers, respectively, (positive logic) with the output of the logic gates internally connected to the bases of the NPN output transistors.


Features

- 300 mA output current capability
- High voltage outputs
- No output latch-up at 30V
- Medium speed switching
- Circuit flexibility for varied applications and choice of logic function
- TTL or DTL compatible diode-clamped inputs
- Standard supply voltages


Connection Diagrams (Dual-In-Line and Metal Can Packages)




Order Number
DS55460J, DS75460J, or DS75460N
See NS Package J14A or N14A




Order Number
**DS55461J-8,
DS75461J-8 or DS75461N-8**




Order Number
**DS55462J-8,
DS75462J-8 or DS75462N-8**




Order Number
**DS55463J-8,
DS75463J-8 or DS75463N-8**




Order Number
**DS55464J-8,
DS75464J-8 or DS75464N-8**




Order Number
DS55461H or DS75461H



Order Number
DS55462H or DS75462H



Order Number
DS55463H or DS75463H



Order Number
DS55464H or DS75464H

Absolute Maximum Ratings (Note 1)

Supply Voltage (Note 2)	7V			
Input Voltage	5.5V	DS5546X	4.5	5.5
Inter-emitter Voltage (Note 3)	5.5V	DS7546X	4.75	5.25
V _{CC} -to-Substrate Voltage		Temperature (T _A)		
DS55460/DS75460	40V	DS5546X	-55	+125
Collector-to-Substrate Voltage	40V	DS7546X	0	°C
DS55460/DS75460			+70	°C
Collector-Base Voltage	40V			
DS55460/DS75460				
Collector-Emitter Voltage	40V			
DS55460/DS75460 (Note 4)				
DS55460/DS75460 (Note 5)	25V			
Emitter-Base Voltage	5V			
DS55460/DS75460				
Output Voltage (Note 6)				
DS55461/DS75461, DS55462/DS75462,	35V			
DS55463/DS75463, DS55464/DS75464				
Collector Current (Note 7)				
DS55460/DS75460	300 mA			
Output Current (Note 7)				
DS55461/DS75461, DS55462/DS75462,	300 mA			
DS55463/DS75463, DS55464/DS75464				
Continuous Total Dissipation	800 mW			
Storage Temperature Range	-65° C to +150° C			
Lead Temperature (Soldering, 10 seconds)	260° C			

Operating Conditions (Note 7)

	MIN	MAX	UNITS
Supply Voltage (V _{CC})			
DS5546X	4.5	5.5	V
DS7546X	4.75	5.25	V
Temperature (T _A)			
DS5546X	-55	+125	°C
DS7546X	0	+70	°C

Electrical Characteristics

DS55460/DS75460 (Notes 8 and 9)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TTL GATES					
V _{IH}	High Level Input Voltage <i>(Figure 1)</i>	2			V
V _{IL}	Low Level Input Voltage <i>(Figure 2)</i>			0.8	V
V _I	Input Clamp Voltage V _{CC} = Min., I _I = -12 mA, <i>(Figure 3)</i>		-1.2	-1.5	V
V _{OH}	High Level Output Voltage V _{CC} = Min., V _{IL} = 0.8V, I _{OH} = -400 μA, <i>(Figure 2)</i>	2.4	3.3		V
V _{OL}	Low Level Output Voltage V _{CC} = Min., V _{IL} = 2V, I _{OL} = 16 mA, <i>(Figure 1)</i>		0.25	0.5	V
			0.25	0.4	V
I _I	Input Current at Maximum Input Voltage V _{CC} = Max., V _I = 5.5V, <i>(Figure 4)</i>	Input A	1	mA	
		Input G	2	mA	
I _{IH}	High Level Input Current V _{CC} = Max., V _I = 2.4V, <i>(Figure 4)</i>	Input A	40	μA	
		Input G	80	μA	
I _{IL}	Low Level Input Current V _{CC} = Max., V _I = 0.4V, <i>(Figure 3)</i>	Input A	-1.6	mA	
		Input G	-3.2	mA	
I _{OS}	Short Circuit Output Current V _{CC} = Max., <i>(Note 10)</i> , <i>(Figure 5)</i>	-18	-35	-55	mA
I _{CCH}	Supply Current V _{CC} = Max., V _I = 0V, Outputs High, <i>(Figure 6)</i>		2.8	4	mA
I _{CCL}	Supply Current V _{CC} = Max., V _I = 5V, Outputs Low, <i>(Figure 6)</i>		7	11	mA
OUTPUT TRANSISTORS					
V _{(BR)CEO}	Collector-Base Breakdown Voltage	I _C = 100 μA, I _E = 0	40		V
V _{(BR)CER}	Collector-Emitter Breakdown Voltage	I _C = 100 μA, R _{BE} = 500Ω	40		V
V _{(BR)CEO}		I _C = 10 mA, I _B = 0 (<i>Note 12</i>)	25		V
V _{(BR)EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA, I _C = 0	5		V
<i>h</i> _{FE}	Static Forward Current Transfer Ratio V _{CE} = 3V, (<i>Note 12</i>)	DS55460, T _A = 25° C	I _C = 100 mA	25	
			I _C = 300 mA	30	
		DS55460, T _A = -55° C	I _C = 100 mA	10	
			I _C = 300 mA	15	
		DS75460, T _A = 25° C	I _C = 100 mA	25	
			I _C = 300 mA	30	
		DS75460, T _A = 0° C	I _C = 100 mA	20	
			I _C = 300 mA	25	

Electrical Characteristics DS55460/DS75460 (Continued)

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS
V_{BE} Base-Emitter Voltage	(Note 12)	DS55460	$I_B = 10 \text{ mA}$, $I_C = 100 \text{ mA}$		0.85	1.2	V
			$I_B = 30 \text{ mA}$, $I_C = 300 \text{ mA}$		1	1.4	V
	(Note 12)	DS75460	$I_B = 10 \text{ mA}$, $I_C = 100 \text{ mA}$		0.85	1	V
			$I_B = 30 \text{ mA}$, $I_C = 300 \text{ mA}$		1	1.2	V
V_{CEISAT} Collector-Emitter Saturation Voltage	(Note 12)	DS55460	$I_B = 10 \text{ mA}$, $I_C = 100 \text{ mA}$		0.25	0.5	V
			$I_B = 30 \text{ mA}$, $I_C = 300 \text{ mA}$		0.45	0.8	V
	(Note 12)	DS75460	$I_B = 10 \text{ mA}$, $I_C = 100 \text{ mA}$		0.25	0.4	V
			$I_B = 30 \text{ mA}$, $I_C = 300 \text{ mA}$		0.45	0.7	V

Switching Characteristics

DS55460/DS75460 $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t_{PLH} Propagation Delay Time, Low-To-High Level Output	$C_L = 15 \text{ pF}$	$R_L = 400\Omega$, TTL Gates Only, (Figure 12)		22		ns
		$R_L = 50\Omega$, $I_C \approx 200 \text{ mA}$, Gates and Transistors Combined, (Figure 14)		45	65	ns
t_{PHL} Propagation Delay Time, High-To-Low Level Output	$C_L = 15 \text{ pF}$	$R_L = 400\Omega$, TTL Gates Only, (Figure 12)		8		ns
		$R_L = 50\Omega$, $I_C \approx 200 \text{ mA}$, Gates and Transistors Combined, (Figure 14)		35	50	ns
t_{TLH} Transition Time, Low-To-High Level Output	$C_L = 15 \text{ pF}$, $R_L = 50\Omega$, $I_C \approx 200 \text{ mA}$, Gates and Transistors Combined, (Figure 14)			10	20	ns
t_{THL} Transition Time, High-To-Low Level Output	$C_L = 15 \text{ pF}$, $R_L = 50\Omega$, $I_C \approx 200 \text{ mA}$, Gates and Transistors Combined, (Figure 14)			10	20	ns
V_{OH} High Level Output Voltage After Switching	$V_S = 30V$, $I_C \approx 300 \text{ mA}$, $R_{BE} = 500\Omega$, (Figure 15)		$V_S - 10$			mV
t_d Delay Time	$I_C = 200 \text{ mA}$, $I_{B(1)} = 20 \text{ mA}$, $I_{B(2)} = -40 \text{ mA}$, $V_{BE(OFF)} = -1V$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Note 13), (Figure 13)			10		ns
t_r Rise Time	$I_C = 200 \text{ mA}$, $I_{B(1)} = 20 \text{ mA}$, $I_{B(2)} = -40 \text{ mA}$, $V_{BE(OFF)} = -1V$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Note 13), (Figure 13)			16		ns
t_s Storage Time	$I_C = 200 \text{ mA}$, $I_{B(1)} = 20 \text{ mA}$, $I_{B(2)} = -40 \text{ mA}$, $V_{BE(OFF)} = -1V$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Note 13), (Figure 13)			23		ns
t_f Fall Time	$I_C = 200 \text{ mA}$, $I_{B(1)} = 20 \text{ mA}$, $I_{B(2)} = -40 \text{ mA}$, $V_{BE(OFF)} = -1V$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Note 13), (Figure 13)			14		ns

DS55460/DS75460 Series

Electrical Characteristics

DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 (Notes 8 and 9)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS	
V_{IH} High Level Input Voltage	$(Figure\ 7)$		2			V	
V_{IL} Low Level Input Voltage	$(Figure\ 7)$				0.8	V	
V_I Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -12\ \text{mA}$			-1.2	-1.5	V	
V_{OL} Low Level Output Voltage	$V_{CC} = \text{Min}, (Figure\ 7)$	DS55461, $V_{IL} = 0.8V$ DS55462, $V_{IH} = 2V$ DS55463, $V_{IL} = 0.8V$ DS55464, $V_{IH} = 2V$ DS75461, $V_{IL} = 0.8V$ DS75462, $V_{IH} = 2V$ DS75463, $V_{IL} = 0.8V$ DS75464, $V_{IH} = 2V$	$I_{OL} = 100\ \text{mA}$	0.15	0.5	V	
			$I_{OL} = 300\ \text{mA}$	0.36	0.8	V	
			$I_{OL} = 100\ \text{mA}$	0.16	0.5	V	
			$I_{OL} = 300\ \text{mA}$	0.35	0.8	V	
			$I_{OL} = 100\ \text{mA}$	0.18	0.5	V	
			$I_{OL} = 300\ \text{mA}$	0.39	0.8	V	
			$I_{OL} = 100\ \text{mA}$	0.17	0.5	V	
			$I_{OL} = 300\ \text{mA}$	0.38	0.8	V	
			$I_{OL} = 100\ \text{mA}$	0.15	0.4	V	
			$I_{OL} = 300\ \text{mA}$	0.36	0.7	V	
I_{OH} High Level Output Current	$V_{CC} = \text{Min}, V_{OH} = 35V, (Figure\ 7)$	$V_{IH} = 2V$	DS55461, DS55463		300	μA	
			DS75461, DS75463		100	μA	
		$V_{IL} = 0.8V$	DS55462, DS55464		300	μA	
			DS75462, DS75464		100	μA	
I_I Input Current at Maximum Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5V, (Figure\ 9)$				1	mA	
I_{IH} High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4V, (Figure\ 9)$				40	μA	
I_{IL} Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V, (Figure\ 8)$			-1	-1.6	mA	
I_{CCH} Supply Current	$V_{CC} = \text{Max}, \text{Outputs High, (Figure\ 11)}$	$V_I = 5V$	DS55461/ DS75461, DS55463/ DS75463		8	mA	
			DS55462/ DS75462		13	mA	
		$V_I = 0V$	DS55464/ DS75464		14	mA	
			DS55461/ DS75461		61	mA	
I_{CCL} Supply Current	$V_{CC} = \text{Max}, \text{Outputs Low, (Figure\ 11)}$	$V_I = 0V$	DS55463/ DS75463		63	mA	
			DS55462/ DS75462		65	mA	
		$V_I = 5V$	DS55464/ DS75464		72'	mA	
			DS55461/ DS75461		85	mA	

Switching Characteristics

DS55461/DS75461, DS55462/DS75462, DS55463/DS75463, DS55464/DS75464 $V_{CC} = 5V$, $T_A = 25^\circ C$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_{PLH} Propagation Delay Time, Low-To-High Level Output	$I_O \approx 200 \text{ mA}$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Figure 14)	DS55461/ DS75461, DS55463/ DS75463	45	55	ns
		DS55462/ DS75462, DS55464/ DS75464	50	65	ns
t_{PHL} Propagation Delay Time, High-To-Low Level Output	$I_O \approx 200 \text{ mA}$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Figure 14)	DS55461/ DS75461, DS55463/ DS75463	30	40	ns
		DS55462/ DS75462, DS55464/ DS75464	40	50	ns
t_{TLH} Transition Time, Low-To-High Level Output	$I_O \approx 200 \text{ mA}$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Figure 14)	DS55461/ DS75461	8	20	ns
		DS55462/ DS75462	12	25	ns
		DS55463/ DS75463	8	25	ns
		DS55464/ DS75464	12	20	ns
t_{THL} Transition Time, High-To-Low Level Output	$I_O \approx 200 \text{ mA}$, $C_L = 15 \text{ pF}$, $R_L = 50\Omega$, (Figure 14)	DS55461/ DS75461	10	20	ns
		DS55462/ DS75462, DS55464/ DS75464	15	20	ns
		DS55463/ DS75463	10	25	ns
V_{OH} High-Level Output Voltage After Switching	$V_S = 30V$, $I_O \approx 300 \text{ mA}$, (Figure 15)	$V_S - 10$			mV

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Voltage values are with respect to network ground terminal unless otherwise specified.

Note 3: This is the voltage between two emitters of a multiple-emitter transistor.

Note 4: This value applies when the base-emitter resistance (R_{BE}) is equal to or less than 500Ω .

Note 5: This value applies between 0 and 10 mA collector current when the base-emitter diode is open circuited.

Note 6: This is the maximum voltage which should be applied to any output when it is in the "OFF" state.

Note 7: Both halves of these dual circuits may conduct rated current simultaneously; however, power dissipation averaged over a short time interval must fall within the continuous dissipation rating.

Note 8: Unless otherwise specified min/max limits apply across the $-55^\circ C$ to $+125^\circ C$ temperature range for the DS55460 series and across the $0^\circ C$ to $+70^\circ C$ range for the DS75460 series. All typicals are given for $V_{CC} = +5V$ and $T_A = 25^\circ C$.

Note 9: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 10: Only one output at a time should be shorted.

Note 11: For the DS55460/DS75460 only, the substrate (pin 8) must always be at the most negative device voltage for proper operation.


Note 12: These parameters must be measured using pulse techniques. $t_{W} = 300\mu s$, duty < 2%.

Note 13: Applies to output transistors only.

DS55460/DS75460 Series


Schematic Diagrams

DS55460/DS75460




Resistor values shown are nominal.

DS55461/DS75461




Resistor values shown are nominal.

DS55462/DS75462




Resistor values shown are nominal.

DS55463/DS75463



Resistor values shown are nominal.

DS55464/DS75464



Resistor values shown are nominal.

Truth Tables (H = high level, L = low level)

DS55461/DS75461

A	B	Y
L	L	L (ON State)
L	H	L (ON State)
H	L	L (ON State)
H	H	H (OFF State)

DS55462/DS75462

A	B	Y
L	L	H (OFF State)
L	H	H (OFF State)
H	L	H (OFF State)
H	H	L (ON State)


DS55463/DS75463

A	B	Y
L	L	L (ON State)
L	H	H (OFF State)
H	L	H (OFF State)
H	H	L (ON State)


DS55464/DS75464

A	B	Y
L	L	H (OFF State)
L	H	L (ON State)
H	L	L (ON State)
H	H	L (ON State)


DC Test Circuits




Both inputs are tested simultaneously.

FIGURE 1. V_{IH} , V_{OL} 


Each input is tested separately.

FIGURE 2. V_{IL} , V_{OH} 


Each input is tested separately.

FIGURE 3. V_I , I_{IL} 


Each input is tested separately.

FIGURE 4. I_I , I_{IH} 

Each gate is tested separately.


FIGURE 5. I_{OS} 

Both gates are tested simultaneously.


FIGURE 6. I_{CCH} , I_{CCL} 

CIRCUIT	INPUT UNDER TEST	OTHER INPUT	OUTPUT	
			APPLY	MEASURE
DS55461	V_{IH} V_{IL}	V_{IH} V_{CC}	V_{OH} I_{OL}	I_{OH} V_{OL}
DS55462	V_{IH} V_{IL}	V_{IH} V_{CC}	I_{OL} V_{OH}	V_{OL} I_{OH}
DS55463	V_{IH} V_{IL}	Gnd V_{IL}	V_{OH} I_{OL}	I_{OH} V_{OL}
DS55464	V_{IH} V_{IL}	Gnd V_{IL}	I_{OL} V_{OH}	V_{OL} I_{OH}


Each input is tested separately.

FIGURE 7. V_{IH} , V_{IL} , I_{OH} , V_{OL} 

Each input is tested separately.

FIGURE 9. I_I , I_{IH} 



Both gates are tested simultaneously.

FIGURE 10. I_{CCH} , I_{CCL} for AND, NAND Circuits

Both gates are tested simultaneously.

FIGURE 11. I_{CCH} , I_{CCL} for OR, NOR Circuits



Switching Characteristics



Note 1: The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{OUT} \approx 50\Omega$.

Note 2: C_L include probe and jig capacitance.


FIGURE 12. Propagation Delay Times, Each Gate (DS55460 and DS75460 Only)



Note 1: The pulse generator has the following characteristics: duty cycle ≤ 1%, $Z_{OUT} \approx 50\Omega$.

Note 2: C_L includes probe and jig capacitance.

FIGURE 13. Switching Times, Each Transistor (DS55460 and DS75460 Only)



Note 1: The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{OUT} \approx 50\Omega$.

Note 2: When testing DS55460 or DS75460, connect output Y to transistor base and ground the substrate terminal.

Note 3: C_L includes probe and jig capacitance.






FIGURE 14. Switching Times of Complete Drivers



Note 1: The pulse generator has the following characteristics: PRR = 12.5 kHz, $Z_{OUT} \approx 50\Omega$.

Note 2: When testing DS55460 or DS75460, connect output Y to transistor base with a 500Ω resistor from there to ground, and ground the substrate terminal.

Note 3: C_L includes probe and jig capacitance.

FIGURE 15. Latch-Up Test of Complete Drivers