

Preliminary

Some of contents are subject to change without notice.

MH1V6445CXJJ-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 67108864-BIT (1048576-WORD BY 64-BIT)DYNAMIC RAM

DESCRIPTION

The MH1V6445CXJJ is 1048576 - word by 64 - bit dynamic RAM module. This consists of four industry standard 1Mx16 dynamic RAMs in TSOP and one industry EEPROM in TSSOP.

The mounting of TSOP on a card edge dual in line package provides any application where high densities and large of quantities memory are required.

This is a socket-type memory module,suitable for easy interchange of addition of modules.

APPLICATION

Main memory unit for computer, Microcomputer memory, Refresh memory for CRT.

FEATURES

	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
MH1V6445CXJJ-5,5S	50	13	25	13	90	1440
MH1V6445CXJJ-6,6S	60	15	30	15	110	1140
MH1V6445CXJJ-7,7S	70	20	35	20	130	1020

- single 3.3V± 0.3V supply
- Low stand-by power dissipation
 - 7.2mW- - - - - CMOS input level
 - 2.1mW- - - - - CMOS input level*
- operating power dissipation
 - MH1V6445CXJJ-5,5S - - - - 1740 mW(max.)
 - MH1V6445CXJJ-6,6S - - - - 1380 mW(max.)
 - MH1V6445CXJJ-7,7S - - - - 1240 mW(max.)
- Self refresh capability*
 - Self refresh current - - - - 800 uA(max.)
- All input, output TTL compatible and low capacitance
- 4096 refresh cycle every 64ms(A0~A11)
- Utilizes industry standard 1Mx16 RAMs in TSOP and industry standard EEPROM in TSSOP.
- Includes decoupling capacitor(0.22uFx4)
- Hyper page mode , Read-modify-write, \overline{RAS} -only refresh, \overline{CAS} before RAS refresh, Hidden refresh capabilities.
- Early-write mode, \overline{OE} and \overline{W} to control output buffer impedance.

*:Applicable to self refresh version(MH1V6445CXJJ-5S,-6S,-7S) only

SPD Table

	Byte No. 0	Byte No. 1	Byte No. 2	Byte No. 3	Byte No. 4	Byte No. 5	Byte No. 6	Byte No. 7	Byte No. 8	Byte No. 9	Byte No. 10	Byte No. 11	Byte No. 12
MH1V6445CXJJ-5	80	08	02	0C	08	01	40	00	01	32	0D	00	00
MH1V6445CXJJ-5S	80	08	02	0C	08	01	40	00	01	32	0D	00	83
MH1V6445CXJJ-6	80	08	02	0C	08	01	40	00	01	3C	0F	00	00
MH1V6445CXJJ-6S	80	08	02	0C	08	01	40	00	01	3C	0F	00	83
MH1V6445CXJJ-7	80	08	02	0C	08	01	40	00	01	46	14	00	00
MH1V6445CXJJ-7S	80	08	02	0C	08	01	40	00	01	46	14	00	83

PIN CONFIGURATION

PIN Number	Front side Pin Name	PIN Number	Back side Pin Name	PIN Number	Front side Pin Name	PIN Number	Back side Pin Name
1	Vss	2	Vss	73	/OE	74	RFU
3	DQ0	4	DQ32	75	Vss	76	Vss
5	DQ1	6	DQ33	77	Reserved	78	Reserved
7	DQ2	8	DQ34	79	Reserved	80	Reserved
9	DQ3	10	DQ35	81	Vcc	82	Vcc
11	Vcc	12	Vcc	83	DQ16	84	DQ48
13	DQ4	14	DQ36	85	DQ17	86	DQ49
15	DQ5	16	DQ37	87	DQ18	88	DQ50
17	DQ6	18	DQ38	89	DQ19	90	DQ51
19	DQ7	20	DQ39	91	Vss	92	Vss
21	Vss	22	Vss	93	DQ20	94	DQ52
23	/CAS0	24	/CAS4	95	DQ21	96	DQ53
25	/CAS1	26	/CAS5	97	DQ22	98	DQ54
27	Vcc	28	Vcc	99	DQ23	100	DQ55
29	A0	30	A3	101	Vcc	102	Vcc
31	A1	32	A4	103	A6	104	A7
33	A2	34	A5	105	A8	106	A11
35	Vss	36	Vss	107	Vss	108	Vss
37	DQ8	38	DQ40	109	A9	110	NC
39	DQ9	40	DQ41	111	A10	112	NC
41	DQ10	42	DQ42	113	Vcc	114	Vcc
43	DQ11	44	DQ43	115	/CAS2	116	/CAS6
45	Vcc	46	Vcc	117	/CAS3	118	/CAS7
47	DQ12	48	DQ44	119	Vss	120	Vss
49	DQ13	50	DQ45	121	DQ24	122	DQ56
51	DQ14	52	DQ46	123	DQ25	124	DQ57
53	DQ15	54	DQ47	125	DQ26	126	DQ58
55	Vss	56	Vss	127	DQ27	128	DQ59
57	Reserved	58	Reserved	129	Vcc	130	Vcc
59	Reserved	60	Reserved	131	DQ28	132	DQ60
61	RFU	62	FRU	133	DQ29	134	DQ61
63	Vcc	64	Vcc	135	DQ30	136	DQ62
65	RFU	66	RFU	137	DQ31	138	DQ63
67	/WE	68	RFU	139	Vss	140	Vss
69	/RAS0	70	RFU	141	SDA	142	SCL
71	NC	72	RFU	143	Vcc	144	Vcc

RFU:Reserved Future Use
NC,RFU,Reserved: NO CONNECTION


Preliminary

Some of contents are subject to change without notice.

MH1V6445CXJJ-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 67108864-BIT (1048576-WORD BY 64-BIT) DYNAMIC RAM

Block Diagram



MH1V6445CXJJ-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 67108864-BIT (1048576-WORD BY 64-BIT) DYNAMIC RAM

FUNCTION

The MH1V6445CXJJ provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., Hyper page mode, /RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	/RAS	/CAS	/W	/OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Hyper page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
/RAS-only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	NAC	ACT	APD	DNC	OPN	VLD	YES	
/CAS before /RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	
Self refresh *	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

*MH1V6445CXJJ-5S,-6S,-7S only

Preliminary

Some of contents are subject to change without notice.

MH1V6445CXJJ-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 67108864-BIT (1048576-WORD BY 64-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5~4.6	V
VI	Input voltage		-0.5~4.6	V
VO	Output voltage		-0.5~4.6	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	4	W
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature (SOJ)		-40~100	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.0		Vcc+0.3	V
VIL	Low-level input voltage, all inputs	** -0.3		0.8	V

Note 1 : All voltage values are with respect to Vss

** : VIL(Min) is -2.0V when pulse width is less than 25ns. (Pulse width is with respect to Vss)

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VOH	High-level output voltage	IOH=-2.0mA	2.4		Vcc	V
VOL	Low-level output voltage	IOL=2.0mA	0		0.4	V
IOZ	Off-state output current	Q floating 0V≤VOUT≤3.6V	-10		10	µA
II	Input current	0V≤VIN≤3.6V, Other input pins=0V	-40		40	µA
ICC1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	-5,-5S /RAS, /CAS cycling			480	mA
		-6,-6S tRC=tWC=min.			380	
		-7,-7S output open			340	
ICC2	Supply current from Vcc, stand-by	/RAS=/CAS =VIH, output open			8	mA
		/RAS=/CAS≥Vcc -0.2, output open			2	
ICC3 (AV)	Average supply current from Vcc refreshing (Note 3,5)	-5,-5S /RAS cycling, /CAS= VIH			480	mA
		-6,-6S tRC=min.			380	
		-7,-7S output open			340	
ICC4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	-5,-5S /RAS=VIL, /CAS cycling			660	mA
		-6,-6S tPC=min.			520	
		-7,-7S output open			440	
ICC6(AV)	Average supply current from Vcc /CAS before /RAS refresh mode (Note 3,5)	-5,-5S /CAS before /RAS refresh cycling			480	mA
		-6,-6S tRC=min.			380	
		-7,-7S output open			340	
ICC9(AV)*	Average supply current from Vcc Self-Refresh mode (Note 6)	/RAS=/CAS≤0.2V output open			800	µA

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV), Icc4 (AV) and Icc6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Under condition of column address being changed once or less while /RAS=VIL and /CAS=VOH

CAPACITANCE (Ta = 0~70°C, Vcc = 3.3V±0.3V, Vss = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI (A)	Input capacitance, address inputs	VI=Vss			40	pF
CI	Input capacitance, clock inputs except CAS	f=1MHZ			45	pF
C(CAS)	Input capacitance, CAS	Vi=25mVrms			25	pF
C(DQ)	Input/Output capacitance, DATA				25	pF

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from /CAS (Note 7,8)		13		15		20	ns
tRAC	Access time from /RAS (Note 7,9)		50		60		70	ns
tAA	Column address access time (Note 7,10)		25		30		35	ns
tCPA	Access time from /CAS precharge (Note 7,11)		30		35		40	ns
tOEA	Access time from /OE (Note 7)		13		15		20	ns
tOHC	Output hold time /CAS high (Note 13)	5		5		5		ns
tOHR	Output hold time /RAS high (Note 13)	5		5		5		ns
tCLZ	Output low impedance time from /CAS low (Note 7)	5		5		5		ns
tOEZ	Output disable time after /OE high (Note 12)		13		15		20	ns
tWEZ	Output disable time after /WE high (Note 12)		13		15		20	ns
tOFF	Output disable time after /CAS high (Note 12,13)		13		15		20	ns
tREZ	Output disable time after /RAS high (Note 12,13)		13		15		20	ns
tDOH	Output hold time from /CAS low	5		5		5		ns

- Note 6: An initial pause of 500us is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a /RAS clock such as /RAS-Only refresh).
 Note the /RAS may be cycled during the initial pause. And any 8 /RAS or /RAS /CAS cycles are required after prolonged periods (greater than 64 ms) of /RAS inactivity before proper device operation is achieved.
 7: Measured with a load circuit equivalent to 100pF. The reference levels for measuring of output signals are 2.0(VOH)and 0.8(VOL).
 8: Assumes that tRCD≥tRCD(max), tASC≥tASC(max) and tCP≥tCP(max).
 9: Assumes that tRCD≤tRCD(max) and tRAD≤tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table,tRAC will increase by amount that tRCD exceeds the value shown.
 10: Assumes that tRAD≥tRAD(max) and tASC≤tASC(max).
 11: Assumes that tCP≤tCP(max) and tASC≥tASC(max).
 12: tOEZ(max), tWEZ(max), tOFF(max) and tREZ(max) defines the time at which the output achieves the high impedance state (IOUT≤1±10uA) and is not reference to VOH(min) or VOL(max).
 13: Output is disable after both /RAS and /CAS go to high

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Hyper-Page Mode Cycles)

(Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits						Unit	
		-5,-5S		-6,-6S		-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time	-5,-6,-7		64		64		64	ms
tREF	Refresh cycle time	-5S,-6S,-7S		128		128		128	ms
tRP	/RAS high pulse width		30		40		50		ns
tRCD	Delay time, /RAS low to /CAS low (Note16)		18	37	20	45	20	50	ns
tCRP	Delay time, /CAS high to /RAS low		5		5		5		ns
tRPC	Delay time, /RAS high to /CAS low		0		0		0		ns
tCPN	/CAS high pulse width		8		10		10		ns
tRAD	Column address delay time from /RAS low (Note17)		13	25	15	30	15	35	ns
tASR	Row address setup time before /RAS low		0		0		0		ns
tASC	Column address setup time before /CAS low (Note18)		0	10	0	13	0	13	ns
tRAH	Row address hold time after /RAS low		8		10		10		ns
tCAH	Column address hold time after /CAS low		8		10		10		ns
tDZC	Delay time, data to /CAS low (Note19)		0		0		0		ns
tDZO	Delay time, data to /OE low (Note19)		0		0		0		ns
tRDD	Delay time, /RAS high to data (Note20)		13		15		20		ns
tCDD	Delay time, /CAS high to data (Note20)		13		15		20		ns
tODD	Delay time, /OE high to data (Note20)		13		15		20		ns
tT	Transition time (Note21)		1	50	1	50	1	50	ns

- Note 14: The timing requirements are assumed tT =2ns.
 15: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.
 16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.
 17: tRAD(max) is specified as a reference point only. If tRAD≥tRAD(max) and tASC≤tASC(max), access time is controlled exclusively by tAA.
 18: tASC(max) is specified as a reference point only. If tRCD≥tRCD(max) and tASC≥tASC(max), access time is controlled exclusively by tCAC.
 19: Either tDZC or tDZO must be satisfied.
 20: Either tRDD or tCDD or tODD must be satisfied.
 21: tT is measured between VIH(min) and VIL(max).

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRC	Read cycle time	90		110		130		ns
tRAS	/RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	/CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	/CAS hold time after /RAS low	40		48		55		ns
tRSH	/RAS hold time after /CAS low	13		15		20		ns
tRCS	Read Setup time after /CAS high	0		0		0		ns
tRCH	Read hold time after /CAS low (Note 22)	0		0		0		ns
tRRH	Read hold time after /RAS low (Note 22)	10		10		10		ns
tRAL	Column address to /RAS hold time	25		30		35		ns
tCAL	Column address to /CAS hold time	13		18		23		ns
tORH	/RAS hold time after /OE low	13		15		20		ns
tOCH	/CAS hold time after /OE low	13		15		20		ns

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWC	Write cycle time	90		110		130		ns
tRAS	/RAS low pulse width	50	10000	60	10000	70	10000	ns
tCAS	/CAS low pulse width	8	10000	10	10000	13	10000	ns
tCSH	/CAS hold time after /RAS low	40		48		55		ns
tRSH	/RAS hold time after /CAS low	13		15		20		ns
tWCS	Write setup time before /CAS low (Note 24)	0		0		0		ns
tWCH	Write hold time after /CAS low	8		10		13		ns
tCWL	/CAS hold time after /W low	8		10		13		ns
tRWL	/RAS hold time after W low	8		10		13		ns
tWP	Write pulse width	8		10		13		ns
tDS	Data setup time before /CAS low or W low	0		0		0		ns
tDH	Data hold time after /CAS low or W low	8		10		13		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note21)	109		133		161		ns
tRAS	/RAS low pulse width	75	10000	89	10000	107	10000	ns
tCAS	/CAS low pulse width	38	10000	44	10000	57	10000	ns
tCSH	/CAS hold time after /RAS low	70		82		99		ns
tRSH	/RAS hold time after /CAS low	38		44		57		ns
tRCS	Read setup time before /CAS low	0		0		0		ns
tCWD	Delay time, /CAS low to /W low (Note24)	28		32		42		ns
tRWD	Delay time, /RAS low to /W low (Note24)	65		77		92		ns
tAWD	Delay time, address to /W low (Note24)	40		47		57		ns
tOEH	/OE hold time after /W low	13		15		20		ns

Note 23: tRWC is specified as $tRWC(\min) = tRAC(\max) + tODD(\min) + tRWL(\min) + tRP(\min) + 4t$.
 24: tWCS, tCWD, tRWD, tAWD and tCPWD are specified as reference points only. If $tWCS \geq tWCS(\min)$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $tCWD \geq tCWD(\min)$, $tRWD \geq tRWD(\min)$, $tAWD \geq tAWD(\min)$ and $tCPWD \geq tCPWD(\min)$ (for Hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until /CAS or /OE goes back to VIH) is indeterminate.

MH1V6445CXJJ-5,-6,-7,-5S,-6S,-7S

HYPER PAGE MODE 67108864-BIT (1048576-WORD BY 64-BIT)DYNAMIC RAM

Hyper Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle, Read Write Mix Cycle,Hi-Z control by /OE or /WE) (Note 25)

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time (Note26)	20		25		30		ns
tHPRWC	Hyper page mode read write/read modify write cycle time	57		66		79		ns
tRAS	/RAS low pulse width for read write cycle (Note27)	65	100000	77	100000	92	100000	ns
tCP	/CAS high pulse width (Note28)	8	13	10	16	10	16	ns
tCPRH	/RAS hold time after /CAS precharge	30		33		40		ns
tCPWD	Delay time, /CAS precharge to W low (Note24)	45		52		62		ns
tCHOL	Hold time to maintain the data Hi-Z until /CAS access	7		7		7		ns
tOEPE	/OE Pulse Width (Hi-Z control)	7		7		7		ns
tWPE	/W Pulse Width (Hi-Z control)	7		7		7		ns
tHCWD	Delay time, /CAS low to /W low after read	28		32		42		ns
tHAWD	Delay time, Address to /W low after read	52		62		72		ns
tHPWD	Delay time, /CAS precharge to /W low after read	62		72		82		ns
tHCOD	Delay time, /CAS low to /OE high after read	13		15		20		ns
tHAOD	Delay time, Address to /OE high after read	25		30		35		ns
tHPOD	Delay time, /CAS precharge to /OE high after read	30		35		40		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

29: tHPC(min) is specified in the case of read-only and early write only in Hyper Page Mode.

27: tRAS(min) is specified as two cycles of CAS input are performed.

28: tCP(max) is specified as a reference point only.

/CAS before /RAS Refresh Cycle (Note 29)

Symbol	Parameter	Limits						Unit
		-5,-5S		-6,-6S		-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCSR	/CAS setup time before /RAS low	5		5		5		ns
tCHR	/CAS hold time after /RAS low	10		10		15		ns

Note 29: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh mode.

Self Refresh Cycle* (notes 32)

Symbol	Parameter	Limits						Unit
		-5S		-6S		-7S		
		Min	Max	Min	Max	Min	Max	
t _{RASS}	CBR Self Refresh RAS low pulse width	100		100		100		us
t _{RPS}	CBR Self Refresh RAS high precharge time	90		110		130		ns
t _{CHS}	CBR Self Refresh RAS hold time	- 50		- 50		- 50		ns

Note 32:

SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of distributed refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh , on the condition of t_{NS} ≤ 64 ms and t_{SN} ≤ 64 ms.




(2) In case of burst refresh

The last / first full refresh cycles (4K) must be made within t_{NS} / t_{SN} before / after self refresh , on the condition of t_{NS} + t_{SN} ≤ 64 ms.



Timing Diagrams (Note 30)
Read Cycle




Note 30


Indicates the don't care input.
 $V_{\text{IH}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IH}}(\text{max})$ or $V_{\text{IL}}(\text{min}) \leq V_{\text{IN}} \leq V_{\text{IL}}(\text{max})$

Indicates the invalid output.


Early Write Cycle



Delayed Write Cycle




Hyper Page Mode Read Cycle




Hyper Page Mode Early Write Cycle




RAS-only Refresh Cycle



/CAS before /RAS Refresh Cycle, Extended Refresh Cycle



Hidden Refresh Cycle (Read) (Note 31)



Note 31: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

Self Refresh Cycle

