

TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

1,048,576-WORD × 16-BIT EDO (HYPER PAGE) DYNAMIC RAM

DESCRIPTION

The TC5118165CJ/CFT is an EDO (hyper page) dynamic RAM organized as 1,048,576 words by 16 bits. The TC5118165CJ/CFT utilizes TOSHIBA's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.


Multiplexed address inputs permit the TC5118165CJ/CFT to be packaged in a 42-pin plastic SOJ or a 50-pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. Other features include a single power supply of 5 V ± 10% tolerance and direct interfacing with high performance logic families such as Schottky TTL.

FEATURES

- 1,048,576-word by 16-bit organization
- Fast access time and cycle time
- Single power supply of 5 V ± 10% with a built-in V_{BB} generator
- Low-power dissipation (max)
 - Operating: 1237 mW (50 ns type)
 - : 1018 mW (60 ns type)
 - Stand by : 5.5 mW (both devices)
- Unlatched outputs at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS-before-RAS refresh, RAS-Only refresh, Hidden refresh and EDO (Hyper Page mode) capability
- All inputs and outputs TTL-compatible
- 1024 refresh cycles per 16 ms
- Package
 - CJ : SOJ42-P-400-1.27, 1.66 grams
 - CFT: TSOP II 50/44-P-400-0.80, 0.53 grams

		TC5118165CJ/CFT	
		-50	-60
t _{RAC}	RAS Access Time	50 ns	60 ns
t _{AA}	Column Address Access Time	25 ns	30 ns
t _{CAC}	$\overline{\text{CAS}}$ Access Time	14 ns	17 ns
t _{RC}	Cycle Time	84 ns	104 ns
t _{HPC}	Hyper Page Mode Cycle Time	20 ns	25 ns

PIN ASSIGNMENT (TOP VIEW)




PIN NAMES

A0 to A9	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe /Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe /Lower Byte Control
WE	Write Enable
OE	Output Enable
I/O1 to I/O16	Data I/O
V _{CC}	Power (+ 5 V)
V _{SS}	Ground
N.C.	No Connection

961001EBA2

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNIT	NOTES
Input Voltage	V_{IN}	- 0.5 to $V_{CC} + 0.5$	V	1
Output Voltage	V_{OUT}	- 0.5 to $V_{CC} + 0.5$	V	1
Power Supply Voltage	V_{CC}	- 0.5 to 7.0	V	1
Operating Temperature	T_{OPR}	0 to 70	°C	1
Storage Temperature	T_{STG}	- 55 to 150	°C	1
Soldering Temperature (10 s)	T_{SOLDER}	260	°C	1
Power Dissipation	P_D	1.6	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

DC RECOMMENDED OPERATING CONDITIONS ($T_a = 0^\circ$ to 70°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	$V_{CC} + 0.5^*$	V	2
V_{IL}	Input Low Voltage	- 0.5**	-	0.8	V	2

* $V_{CC} + 2.0\text{ V}$ at pulse width $\leq 20\text{ ns}$ (pulse width is measured at V_{CC})

** - 2.0 V at pulse width $\leq 20\text{ ns}$ (pulse width is measured at V_{SS})

DC CHARACTERISTICS ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0^\circ$ to 70°C)

SYMBOL	PARAMETER		MIN	MAX	UNIT	NOTES
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, Address Cycling: $t_{RC} = t_{RC\text{ min}}$)	TC5118165CJ/CFT-50	-	225	mA	3, 4, 5
		TC5118165CJ/CFT-60	-	185		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{UCAS}} = \overline{\text{LCAS}} = V_{IH}$)		-	2	mA	
I _{CC3}	$\overline{\text{RAS}}$ -ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ -Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{UCAS}} = \overline{\text{LCAS}} = V_{IH}$; $t_{RC} = t_{RC\text{ min}}$)	TC5118165CJ/CFT-50	-	225	mA	3, 5
		TC5118165CJ/CFT-60	-	185		
I _{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Hyper Page Mode ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$, Address Cycling: $t_{HPC} = t_{HPC\text{ min}}$)	TC5118165CJ/CFT-50	-	145	mA	3, 4, 5
		TC5118165CJ/CFT-60	-	105		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}} = \overline{\text{UCAS}} = \overline{\text{LCAS}} = V_{CC} - 0.2\text{ V}$)		-	1	mA	
I _{CC6}	$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CURRENT Average Power Supply Current, CAS-before-RAS Mode ($\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ Cycling: $t_{RC} = t_{RC\text{ min}}$)	TC5118165CJ/CFT-50	-	225	mA	3, 4, 5
		TC5118165CJ/CFT-60	-	185		
I _{I (L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0\text{ V} \leq V_{IN} \leq V_{CC}$, All Other Pins Not under Test = 0 V)		- 10	10	μA	
I _{O (L)}	OUTPUT LEAKAGE CURRENT (D_{OUT} Is disabled, $0\text{ V} \leq V_{OUT} \leq V_{CC}$)		- 10	10	μA	
V _{OH}	OUTPUT LEVEL Output H Level Voltage ($I_{OUT} = -5\text{ mA}$)		2.4	-	V	
V _{OL}	OUTPUT LEVEL Output L Level Voltage ($I_{OUT} = 4.2\text{ mA}$)		-	0.4	V	