


6249825 0015892 8



MITSUBISHI LSIs
**MH25609AJ-85,-10,-12/
 MH25609AJA-85,-10,-12**

PAGE MODE 262144-WORD BY 9-BIT DYNAMIC RAM

MITSUBISHI (MEMORY/ASIC) 29E D

DESCRIPTION

The MH25609AJ, AJA is 262144 word x 9 bit dynamic RAM and consists of two industry standard 256K x 4 dynamic RAMS in SOJ and one industry standard 256K x 1 dynamic RAM in PLCC.

The mounting of SOJ and PLCC on a single in-line package provides any application where high densities and large quantities of memory are required.

MH25609AJA is a leaded type-memory module, allowing direct insertion to normal through-hole-board like DIP devices.


MH25609AJ is a socket type-memory module, suitable for easy interchanging or addition of modules.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
MH25609AJ-85 MH25609AJA-85	85	160	700
MH25609AJ-10 MH25609AJA-10	100	190	610
MH25609AJ-12 MH25609AJA-12	120	220	530

- Utilizes industry standard 1M RAMs in SOJ and 256K RAM in PLCC
- 30 pins Single In-line Package
- Single +5V (±10%) supply operation
- Low standby power dissipation 305mW (max)
- Low operation power dissipation
 MH25609AJ-85/MH25609AJA-85 . . 1211mW (max)
 MH25609AJ-10/MH25609AJA-10 . . 1076mW (max)
 MH25609AJ-12/MH25609AJA-12 . . 936mW (max)
- All inputs are directly TTL compatible
- All outputs are three-state and directly TTL compatible
- Includes (0.22µF x 3) decoupling capacitors


PIN CONFIGURATION (TOP VIEW)



APPLICATION

Main memory unit for computers, Microcomputer memory

BLOCK DIAGRAM



MH25609AJ-85,-10,-12/MH25609AJA-85,-10,-12

MITSUBISHI (MEMORY/ASIC)

PAGE MODE 262144-WORD BY 9-BIT DYNAMIC RAM

T-46-23-17

FUNCTION

The MH25609AJ, AJA provide, in addition to normal read, and early write operations, a number of other functions, e.g., page mode. $\overline{\text{RAS}}$ -only refresh and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output		Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	APD	APD	OPN	VLD	YES	Page mode identical
Write (Early write)	ACT	ACT	ACT	APD	APD	VLD	OPN	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	APD	DNC	OPN	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active, NAC: nonactive, DNC: don't care, VLD: valid, APD: applied, OPN: open

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1~7	V
V_I	Input voltage		-1~7	V
V_O	Output voltage		-1~7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	3	W
T_{opr}	Operating temperature		0~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-40~125	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage all inputs	-1.0		0.8	V

Note 1: All voltage values are with respect to V_{SS} .

MH25609AJ-85,-10,-12/MH25609AJA-85,-10,-12

MITSUBISHI (MEMORY/ASIC)

PAGE MODE 262144-WORD BY 9-BIT DYNAMIC RAM

T-46-23-17

ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V_{OH}	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		V_{CC}	V	
V_{OL}	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V	
I_{OZ}	Off-state output current	Q floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$	-20		20	μA	
I_I	Input current	$0\text{V} \leq V_{IH} \leq 6.5\text{V}$, Other input pins = 0V	-20		20	μA	
$I_{CC1(AV)}$	Average supply current from V_{CC} operating (Note 3, 4)	MH25609A-85	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling $t_{RC} = t_{WC} = \text{min}$, output open			210	mA
		MH25609A-10				185	
		MH25609A-12				160	
I_{CC2}	Supply current from V_{CC} , standby	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$, output open			6.5	mA	
$I_{CC3(AV)}$	Average supply current from V_{CC} refreshing (Note 3)	MH25609A-85	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RO} = \text{min}$, output open			200	mA
		MH25609A-10				175	
		MH25609A-12				150	
$I_{CC4(AV)}$	Average supply current from V_{CC} page mode (Note 3, 4)	MH25609A-85	$\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}} = \text{cycling}$ $t_{PO} = \text{min}$, output open			175	mA
		MH25609A-10				150	
		MH25609A-12				125	
$I_{CC5(AV)}$	Average supply current from V_{CC} $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3)	MH25609A-85	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling $t_{RO} = \text{min}$, output open			205	mA
		MH25609A-10				180	
		MH25609A-12				165	

Note 2: Current flowing into an IC is positive, out is negative.

Note 3: $I_{CC1(AV)}$, $I_{CC3(AV)}$ and $I_{CC4(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.Note 4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$, $V_{SS}=0\text{V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{I(A)}$	Input capacitance, address inputs	$V_I = V_{SS}$ $f = 1\text{MHz}$ $V_I = 25\text{mVrms}$			30	pF
$C_{I(W)}$	Input capacitance, write control input				25	pF
$C_{I(\overline{\text{RAS}})}$	Input capacitance, $\overline{\text{RAS}}$ input				25	pF
$C_{I(\overline{\text{CAS}})}$	Input capacitance, $\overline{\text{CAS}}$ input				20	pF
$C_{I/O}$	Input/Output capacitance, data ports				15	pF
$C_{I(\overline{\text{CASP}})}$	Input capacitance, $\overline{\text{CASP}}$ input				12	pF
$C_{I(\overline{\text{DP}})}$	Input capacitance				10	pF
$C_{I(\overline{\text{QP}})}$	Output capacitance		$V_O = V_{SS}$, $f = 1\text{MHz}$, $V_I = 25\text{mVrms}$			12

SWITCHING CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, unless otherwise noted)(Note 5)

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t_{OAC}	Access time from $\overline{\text{CAS}}$ (Note 6, 7)		45		50		60	ns
t_{RAC}	Access time from $\overline{\text{RAS}}$ (Note 6, 8)		85		100		120	ns
t_{OFF}	Output disable time after $\overline{\text{CAS}}$ high (Note 10)	0	20	0	25	0	30	ns

Note 5: An initial pause of 500 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles before proper device operation is achieved. Note that $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assume that $t_{RCD}(\text{max}) \leq t_{RCD}$ and $t_{RAD}(\text{max}) \geq t_{RAD}$.

8: Assume that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.

9: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA}(\text{max}) - t_{CAC}(\text{max})$ and $t_{RCD} \geq t_{RCD}(\text{max})$.

10: $t_{OFF}(\text{max})$ define the time at which the output achieves the high impedance state ($I_{OUT} \leq \pm 20\mu\text{A}$) and are not reference to $V_{OH}(\text{min})$ or $V_{OL}(\text{max})$.

TIMING REQUIREMENTS (For Read, Early Write, Page Mode Cycles)

($T_a=0\sim 70^\circ\text{C}$, $V_{CC}=5V\pm 10\%$, $V_{SS}=0V$, unless otherwise noted, see notes 11, 12)

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t_{REF}	Refresh cycle time		4		4		4	ms
t_{RP}	$\overline{\text{RAS}}$ high pulse width	70		80		90		ns
t_{RCD}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 13)	25	40	25	50	25	60	ns
t_{CRP}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low (Note 14)	10		10		10		ns
t_{CPN}	$\overline{\text{CAS}}$ high pulse width (Note 15)	35		35		35		ns
t_{ASR}	Row address setup time before $\overline{\text{RAS}}$ low	0		0		0		ns
t_{ASO}	Column address setup time before $\overline{\text{CAS}}$ low (Note 16)	0	15	0	20	0	25	ns
t_{RAH}	Row address hold time after $\overline{\text{RAS}}$ low	15		15		15		ns
t_{CAH}	Column address hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	20		20		20		ns
t_T	Transition time (Note 17)	3	50	3	50	3	50	ns

Note 11: The timing requirements are assumed $t_T = 5\text{ns}$.

12: $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals.

13: $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD}(\text{max})$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD}(\text{max})$, access time is defined as t_{CAC} as shown in note 7, 9.

14: t_{CRP} requirement is applicable for all $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles.

15: $t_{CPN}(\text{min})$ is specified as $t_{CPN}(\text{min}) = t_{RCD}(\text{min}) + t_{CRP}(\text{min})$ except for t_{CP} of page mode cycle.

16: $t_{ASO}(\text{max})$ is specified as a reference point only of address access time.

17: t_T is measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$.

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t_{RD}	Read cycle time	160		190		220		ns
t_{RAS}	$\overline{\text{RAS}}$ low pulse width	85	10000	100	10000	120	10000	ns
t_{OAS}	$\overline{\text{CAS}}$ low pulse width	45	10000	50	10000	60	10000	ns
t_{CSH}	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	85		100		120		ns
t_{RSH}	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	45		50		60		ns
t_{RCS}	Read Setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
t_{RCH}	Read hold time after $\overline{\text{CAS}}$ high (Note 18)	0		0		0		ns
t_{RRH}	Read hold time after $\overline{\text{RAS}}$ high (Note 18)	10		10		10		ns
t_{RPC}	Precharge to $\overline{\text{CAS}}$ active time	0		0		0		ns

Note 18: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

T-46-23-17

Write Cycle (Early Write)

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	160		190		220		ns
t _{RAS}	RAS low pulse width	85	10000	100	10000	120	10000	ns
t _{CAS}	CAS low pulse width	45	10000	50	10000	60	10000	ns
t _{CSH}	CAS hold time after RAS low	85		100		120		ns
t _{RSH}	RAS hold time after CAS low	45		50		60		ns
t _{WCS}	Write setup time before CAS low	(Note 19) 0		0		0		ns
t _{WCH}	Write hold time after CAS low	15		20		25		ns
t _{CWL}	CAS hold time after write low	30		35		40		ns
t _{RWL}	RAS hold time after write low	30		35		40		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DS}	Data setup time	0		0		0		ns
t _{DH}	Data hold time after CAS low	15		20		25		ns

Note 19: When t_{WCS} < t_{WCS(min)}, Data input will contend with the data output because of the common I/O feature.

Page-Mode Cycle (Read, Early Write Cycle)

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t _{PO}	Read, Write cycle time	80		100		120		ns
t _{CP}	CAS high pulse width	25		40		50		ns


CAS before RAS Refresh Cycle (Note 20)

Symbol	Parameter	Limits						Unit
		MH25609A-85		MH25609A-10		MH25609A-12		
		Min	Max	Min	Max	Min	Max	
t _{OSR}	CAS setup time for CAS before RAS refresh	10		10		10		ns
t _{CHR}	CAS hold time for CAS before RAS refresh	15		20		25		ns
t _{RPC}	Precharge to CAS active time	0		0		0		ns

Note 20: Eight or more CAS before RAS cycles is necessary for proper operation of CAS before RAS refresh mode.

Timing Diagrams (Note 21)


Read Cycle



Note 21  Indicates the don't care input.


Early Write Cycle

T-46-23-17




Hidden Refresh Cycle

T-46-23-17




T-46-23-17

RAS only Refresh Cycle (Note 22)




Note 22: \bar{W} = don't care, A_8 may be V_{IH} or V_{IL} .

CAS before RAS Refresh Cycle (Note 23)



Note 23: \bar{W} = don't care

Page-Mode Read Cycle



MH25609AJ-85,-10,-12/MH25609AJA-85,-10,-12

MITSUBISHI (MEMORY/ASIC) Σ

PAGE MODE 262144-WORD BY 9-BIT DYNAMIC RAM

Page-Mode Early Write Cycle

T-46-23-17

