


- **262,144 X 8 Organization**
- **Single 5-V Supply (10% Tolerance)**
- **30-Pin Single-in-Line Package (SIP)**
 - Pinned Module for Through-Hole Insertion (TM425_FL8)
 - Leadless Module for Use with Sockets (TM425_GU8)
- **Utilizes Eight 256K Dynamic RAMs in Plastic Chip Carrier**
- **Long Refresh Period . . . 4 ms (256 Cycles)**
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Outputs**
- **Performance Ranges:**

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)
TM425___8-12	120 ns	60 ns	230 ns
TM425___8-15	150 ns	75 ns	260 ns
TM425___8-20	200 ns	100 ns	330 ns
- **Common $\overline{\text{CAS}}$ Control for Eight Common Data-In and Data-Out Lines**
- **Low Power Dissipation**
- **Operating Free-Air Temperature . . . 0°C to 70°C**
- **Downward Compatible with 64K X 8 SIP (TM4164FL8, TM4164FM8)**

**TM425_FL8 . . . L SINGLE-IN-LINE PACKAGE
(TOP VIEW)**



5

Dynamic RAM Modules

Description

The TM425___8 series are 2048K, dynamic random-access memory modules organized as 262,144 × 8 bits in a 30-pin single-in-line package comprising eight TMS425_FML, 262,144 × 1 bit dynamic RAM's in 18-lead plastic chip carriers mounted on top of a substrate together with decoupling capacitors mounted beneath the chip carriers. The onboard capacitors eliminate the need for bypassing on the motherboard and offer superior performance over equivalent leaded capacitors due to reduced lead inductance. Also, with 0.3 inch board spacing the TM425___8 has a density of ten devices per square inch (approximately 4X the density of DIPs). With the elimination of bypass capacitors on the motherboard, reduced PC

PIN NOMENCLATURE TM425_FL8	
A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
$\overline{\text{W}}$	Write Enable

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

board size, and fewer plated-through holes, a cost savings can be realized.

The TM425___8 features $\overline{\text{RAS}}$ access times of 120 ns, 150 ns, and 200 ns maximum. Power dissipation as low as 2200 mW typical operating and 100 mW typical standby for 200 ns devices.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with $\overline{\text{RAS}}$ in order to retain data. $\overline{\text{CAS}}$ can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TM425___8 is rated for operation from 0°C to 70°C.

presence detect


This feature is included on the TM425_GU8 to allow for hardware presence detection of the memory module. The PRD pin for each module in the system should be pulled high through a pull-up resistor, resulting in a logic one when no module is present. When a module is present, PRD is a logic zero as this pin is connected to VSS on the module. PRD can only be used to detect a modules' presence, not its functionality. In a system not requiring presence detect, it is recommended that this pin be left as a no connect; this allows the use of either type of module without adverse effects.

operation

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262,144 storage cell locations on each of the eight chips. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe ($\overline{\text{RAS}}$). Then the nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobes. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select activating the column decoder and the input and output buffers for M1-M8.

TM425_GU8 . . . U SINGLE-IN-LINE PACKAGE (TOP VIEW)



PIN NOMENCLATURE TM425_GU8

A0-A8	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1-DQ8	Data In/Data Out
NC	No Connection
PRD	Presence Detect (VSS)
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5-V Supply
VSS	Ground
W	Write Enable

5

Dynamic RAM Modules

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data inputs are disabled when the read mode is selected. The common I/O feature of the TM425__8 dictates the use of early write cycles to prevent contention on DQ. When \overline{W} goes low prior to \overline{CAS} , the data outs will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (DQ1-DQ8)

Data is written during a write cycle. The falling edge of \overline{CAS} strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In the early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal.

data out (DQ1-DQ8)

The three-state output buffers provide direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads for each output. Data out is the same polarity as data in. The outputs are in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ is satisfied. The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} is low: \overline{CAS} going high returns it to a high-impedance state. In the early write cycle, the outputs are always in the high-impedance state, a necessity due to the common I/O feature of the TM425__8.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffers are in the high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

\overline{CAS} -before- \overline{RAS} refresh

The \overline{CAS} -before- \overline{RAS} refresh is utilized by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CLRL}) and holding it low after \overline{RAS} falls (see parameter t_{RLCHR}). For successive \overline{CAS} -before- \overline{RAS} refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding \overline{CAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a "RAS-only" refresh cycle. The external address is also ignored during the hidden refresh cycles.


page-mode (TM4256__8)

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the module. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8 262,144 BY 8-BIT DYNAMIC RAM MODULES

nibble mode (TM4257__8)

Nibble-mode operation allows high-speed serial read, write, or read-modify-write access of 1 to 4 bits of data. The first bit is accessed in the normal manner with read data coming out at $t_{a(C)}$ time. The next sequential nibble bits can be read or written by cycling \overline{CAS} while \overline{RAS} remains low. The first bit is determined by the row and column addresses, which need to be supplied only for the first access. Column A8 and row A8 ($\overline{CA8}$, $\overline{RA8}$) provide the two binary bits for initial selection of the nibble addresses. Thereafter, the falling edge of \overline{CAS} will access the next bit of the circular 4-bit nibble in the following sequence:



In nibble-mode, all normal memory operations (read, write, or ready-modify-write) may be performed in any desired combination.

power up

To achieve proper operation, an initial pause of 200 μ s is required after power up followed by a minimum of eight initialization cycles.

5

single-in-line package and components


PC substrate: 0,79 mm (0.031 inch) minimum thickness

Bypass capacitors: Multilayer ceramic

Leads: Tin/lead solder coated over phosphor-bronze

Contact area for socketable devices: Nickel plate and solder plate on top of copper


logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

functional block diagram



†TM425_GU8 only.

5

Dynamic RAM Modules

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Voltage range for any pin except V _{DD} and data out (see Note 1)	-1.5 V to 10 V
Voltage range on V _{DD} supply and data out with respect to V _{SS}	-1 V to 7 V
Short circuit output current for any output	50 mA
Power dissipation	8 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V_{SS}.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH}	High-level input voltage	2.4		6.5	V
V _{IL}	Low-level input voltage (see Note 2)	-1		0.8	V
T _A	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425__8-12			TM425__8-15			UNIT
		MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4	V _{DD}	2.4	V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0	0.4	0	0.4	V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			±10		±10	µA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			±10		±10	µA
I _{DD1} [‡]	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open		520	624	440	544	mA
I _{DD2} [‡]	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open		20	36	20	36	mA
I _{DD3} [‡]	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open		360	480	320	424	mA
I _{DD4} [‡]	Average page-mode current	t _{c(P)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		280	384	240	344	mA
I _{DD5} [‡]	Average nibble-mode current	t _{c(N)} = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open		256	352	216	312	mA

[†]All typical values are at T_A = 25°C and nominal supply voltages.

[‡]I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

15 Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TM425__8-20			UNIT
		MIN	TYP†	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA			V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA			V
I _I	Input current (leakage)	V _I = 0 V to 6.5 V, V _{DD} = 5 V, All other pins = 0 V			± 10 μA
I _O	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, $\overline{\text{CAS}}$ high			± 10 μA
I _{DD1} ‡	Average operating current during read or write cycle	t _c = minimum cycle, All outputs open			360 464 mA
I _{DD2} ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			20 36 mA
I _{DD3} ‡	Average refresh current	t _c = minimum cycle, $\overline{\text{CAS}}$ high and $\overline{\text{RAS}}$ cycling, All outputs open			280 384 mA
I _{DD4} ‡	Average page-mode current	t _c (P) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			200 280 mA
I _{DD5} ‡	Average nibble-mode current	t _c (N) = minimum cycle, $\overline{\text{RAS}}$ low and $\overline{\text{CAS}}$ cycling, All outputs open			176 256 mA

†All typical values are at T_A = 25°C and nominal supply voltages.

‡I_{DD1}-I_{DD5} are measured with M1-M8 in the same mode (i.e., operating, standby, refresh, page mode, nibble mode).

capacitance over recommended supply voltage range and operating free-air temperature range,
f = 1 MHz

PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs		56 pF
C _{i(DQ)}	Input capacitance, data inputs		TBD pF
C _{i(RAS)}	Input capacitance, $\overline{\text{RAS}}$ input		64 pF
C _{i(W)}	Input capacitance, $\overline{\text{W}}$ input		64 pF
C _{i(CAS)}	Input capacitance, $\overline{\text{CAS}}$ input		64 pF
C _{0(VDD)}	Decoupling capacitance		0.8 μF

Additional information on these products can be obtained from the factory as it becomes available.

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425__8-12		TM425__8-15		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		60		75	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		120		150	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	0	35	ns

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TM425__8-20		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from \overline{CAS}	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{CAC}		100	ns
$t_{a(R)}$ Access time from \overline{RAS}	$t_{RLCL} = MAX$, Load = 2 Series 74 TTL gates	t_{RAC}		200	ns
$t_{dis(CH)}$ Output disable time after \overline{CAS} high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	t_{OFF}	0	35	ns

5

Dynamic RAM Modules

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425___8-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time (read or write cycle)	t_{PC}	120		ns
$t_{c(rd)}$ Read cycle time [†]	t_{RC}	230		ns
$t_{c(W)}$ Write cycle time	t_{WC}	230		ns
$t_{w(CHIP)}$ Pulse duration, \overline{CAS} high (page mode)	t_{CP}	50		ns
$t_{w(CH)}$ Pulse duration, \overline{CAS} high (non-page mode)	t_{CPN}	25		ns
$t_{w(CL)}$ Pulse duration, \overline{CAS} low	t_{CAS}	60	10,000	ns
$t_{w(RH)}$ Pulse duration, \overline{RAS} high (precharge time)	t_{RP}	100		ns
$t_{w(RL)}$ Pulse duration, \overline{RAS} low	t_{RAS}	120	10,000	ns
$t_{w(W)}$ Write pulse duration	t_{WP}	40		ns
t_t Transition times (rise and fall) for \overline{RAS} and \overline{CAS}	t_T	3	50	ns
$t_{su(CA)}$ Column-address setup time	t_{ASC}	0		ns
$t_{su(RA)}$ Row-address setup time	t_{ASR}	0		ns
$t_{su(D)}$ Data setup time	t_{DS}	0		ns
$t_{su(rd)}$ Read-command setup time	t_{RCS}	0		ns
$t_{su(WCL)}$ Early write-command setup time before \overline{CAS} low	t_{WCS}	0		ns
$t_{su(WCH)}$ Write-command setup time before \overline{CAS} high	t_{CWL}	40		ns
$t_{su(WRH)}$ Write-command setup time before \overline{RAS} high	t_{RWL}	40		ns
$t_h(CLCA)$ Column-address hold time after \overline{CAS} low	t_{CAH}	20		ns
$t_h(RA)$ Row-address hold time	t_{RAH}	15		ns
$t_h(RLCA)$ Column address hold time after \overline{RAS} low	t_{AR}	80		ns
$t_h(CLD)$ Data hold time after \overline{CAS} low	t_{DH}	35		ns
$t_h(RLD)$ Data hold time after \overline{RAS} low	t_{DHR}	95		ns
$t_h(CHrd)$ Read-command hold time after \overline{CAS} high	t_{RCH}	0		ns
$t_h(RHrd)$ Read-command hold time after \overline{RAS} high	t_{RRH}	10		ns
$t_h(CLW)$ Write-command hold time after \overline{CAS} low	t_{WCH}	35		ns
$t_h(RLW)$ Write-command hold time after \overline{RAS} low	t_{WCR}	95		ns
t_{RLCH} Delay time, \overline{RAS} low to \overline{CAS} high	t_{CSH}	120		ns
t_{CHRL} Delay time, \overline{CAS} high to \overline{RAS} low	t_{CRP}	0		ns
t_{CLRH} Delay time, \overline{CAS} low to \overline{RAS} high	t_{RSH}	60		ns
t_{RLCHR} Delay time, \overline{RAS} low to \overline{CAS} high [‡]	t_{CHR}	25		ns
t_{CLRL} Delay time, \overline{CAS} low to \overline{RAS} low [‡]	t_{CSR}	25		ns
t_{RHCL} Delay time, \overline{RAS} high to \overline{CAS} low [‡]	t_{RPC}	20		ns
t_{RLCL} Delay time, \overline{RAS} low to \overline{CAS} low (maximum value specified only to guarantee access time)	t_{RCD}	30	60	ns
t_{rf} Refresh time interval	t_{REF}		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume $t_t = 5$ ns.

[‡] \overline{CAS} -before- \overline{RAS} refresh only.

5

Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM425__8-15		TM425__8-20		UNIT
		MIN	MAX	MIN	MAX	
t _{c(P)} Page-mode cycle time (read or write cycle)	t _{PC}	145		190		ns
t _{c(rd)} Read cycle time [†]	t _{RC}	260		330		ns
t _{c(W)} Write cycle time	t _{WC}	260		330		ns
t _{w(CH)P} Pulse duration, $\overline{\text{CAS}}$ high (page mode)	t _{CP}	60		80		ns
t _{w(CH)} Pulse duration, $\overline{\text{CAS}}$ high (non-page mode)	t _{CPN}	25		30		ns
t _{w(CL)} Pulse duration, $\overline{\text{CAS}}$ low	t _{CAS}	75	10,000	100	10,000	ns
t _{w(RH)} Pulse duration, $\overline{\text{RAS}}$ high (precharge time)	t _{RP}	100		120		ns
t _{w(RL)} Pulse duration, $\overline{\text{RAS}}$ low	t _{RAS}	150	10,000	200	10,000	ns
t _{w(W)} Write pulse duration	t _{WP}	45		55		ns
t _t Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t _T	3	50	3	50	ns
t _{su(CA)} Column-address setup time	t _{ASC}	0		0		ns
t _{su(RA)} Row-address setup time	t _{ASR}	0		0		ns
t _{su(D)} Data setup time	t _{DS}	0		0		ns
t _{su(rd)} Read-command setup time	t _{RCS}	0		0		ns
t _{su(WCL)} Early write-command setup time before $\overline{\text{CAS}}$ low	t _{WCS}	0		0		ns
t _{su(WCH)} Write-command setup time before $\overline{\text{CAS}}$ high	t _{CWL}	45		60		ns
t _{su(WRH)} Write-command setup time before $\overline{\text{RAS}}$ high	t _{RWL}	45		60		ns
t _{h(CLCA)} Column-address hold time after $\overline{\text{CAS}}$ low	t _{CAH}	25		30		ns
t _{h(RA)} Row-address hold time	t _{RAH}	15		20		ns
t _{h(RLCA)} Column-address hold time after $\overline{\text{RAS}}$ low	t _{AR}	100		130		ns
t _{h(CLD)} Data hold time after $\overline{\text{CAS}}$ low	t _{DH}	45		55		ns
t _{h(RLD)} Data hold time after $\overline{\text{RAS}}$ low	t _{DHR}	120		155		ns
t _{h(CHrd)} Read-command hold time after $\overline{\text{CAS}}$ high	t _{RCH}	0		0		ns
t _{h(RHrd)} Read-command hold time after $\overline{\text{RAS}}$ high	t _{RRH}	10		15		ns
t _{h(CLW)} Write-command hold time after $\overline{\text{CAS}}$ low	t _{WCH}	45		55		ns
t _{h(RLW)} Write-command hold time after $\overline{\text{RAS}}$ low	t _{WCR}	120		155		ns
t _{RLCH} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t _{CSH}	150		200		ns
t _{CHRL} Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t _{CRP}	0		0		ns
t _{CLRH} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t _{RSH}	75		100		ns
t _{RLCHR} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high [‡]	t _{CHR}	30		35		ns
t _{CLRL} Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low [‡]	t _{CSR}	30		35		ns
t _{RHCL} Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low [‡]	t _{RPC}	20		25		ns
t _{RLCL} Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t _{RCD}	30	75	30	100	ns
t _{rf} Refresh time interval	t _{REF}		4		4	ms

NOTE 3: Timing measurements are referenced to V_{IL} max and V_{IH} min.

[†]All cycle times assume t_t = 5 ns.

[‡] $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only.

5
Dynamic RAM Modules

NIBBLE-MODE CYCLE

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_{a(CN)}$ Nibble-mode access time from \overline{CAS}	t_{NCAC}	30		40		50		ns

timing requirements over recommended supply voltage range and operating free-air temperature range

	ALT. SYMBOL	TM4257__8-12		TM4257__8-15		TM4257__8-20		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_c(N)$ Nibble-mode cycle time	t_{NC}	60		75		90		ns
t_{CLRHN} Nibble-mode delay time, \overline{CAS} low to \overline{RAS} high	t_{NRSH}	30		40		50		
t_{CLWLN} Nibble-mode delay time, \overline{CAS} to \overline{W} delay	t_{NCWD}	25		30		40		
$t_w(CLN)$ Nibble-mode pulse duration, \overline{CAS} low	t_{NCAS}	30		40		50		
$t_w(CHN)$ Nibble-mode pulse duration, \overline{CAS} high	t_{NCP}	20		25		30		
$t_{su}(WCHN)$ Nibble-mode write command setup time before \overline{CAS} high	t_{NCWL}	25		35		45		

5

Dynamic RAM Modules

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT


read cycle timing

5

Dynamic RAM Modules




early write cycle timing




nibble-mode read cycle timing

5
Dynamic RAM Modules



**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

RAS-only refresh timing




5


Dynamic RAM Modules

TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES

hidden refresh cycle timing



automatic (CAS-before-RAS) refresh cycle timing




51

Dynamic RAM Modules

**TM4256FL8, TM4256GU8, TM4257FL8, TM4257GU8
262,144 BY 8-BIT DYNAMIC RAM MODULES**

TI single-in-line package nomenclature †



† The F pinout configuration designator is used when specifying the L package; the G pinout configuration version designator is used when specifying the U package.

5

Dynamic RAM Modules