

DRAM Small Outline Dual-In-Line Memory Module (SO-DIMM)

4, 8, and 16 Megabyte

- JEDEC—Standard 72-Lead Small Outline Dual-In-Line Memory Module (SO-DIMM)
- Single 3.3 V Power Supply, LVTTTL—Compatible Inputs and Outputs
- Extended Data Out Capability (EDO)
- $\overline{\text{RAS}}$ —Only Refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh, Hidden Refresh
- 4MB/8MB: 1024 Cycle Refresh: 16 ms (Max)
- 16MB: 2048 Cycle Refresh: 32 ms (Max)
- Ideal for Portable System Applications
- Reduced Size (2.35" Length) Achieved by Using Separate Front/Back Contacts
- Allows 0.227" Three-Tiered Memory Solution When Using Horizontal Sockets

PART NUMBERS (See Page 18 for Definitions)

Organization	60	70
1M x 32	MB321BT18TADG60	MB321BT18TADG70
	MB321BT18TADN60	MB321BT18TADN70
2M x 32	MB322BT18TADG60	MB322BT18TADG70
4M x 32	MB324CT10TBDG60	MB324CT10TBDG70

KEY TIMING PARAMETERS


Speed	t _{RC} (ns)	t _{RAC} (ns)	t _{CAC} (ns)	t _{AA} (ns)	t _{EP} (ns)
60	104	60	17	30	25
70	124	70	20	35	30

ADDITIONAL PARAMETERS

Configuration	Speed	Active Power Dissipation (mW) (Max)	Standby Power Dissipation (mW) (Max)	
			TTL	CMOS
4MB	60	1,260	7.2	3.6
	70	1,044		
8MB	60	2,520	14.4	7.2
	70	2,088		
16MB	60	2,880	28.8	14.4
	70	2,592		



1, 2, 4M x 32
3.3 V, EDO, Unbuffered

1M x 32 (4MB), 2M x 32 (8MB)
72-LEAD SMALL OUTLINE DIMM
CASE 992A-01



BACK NOT POPULATED ON 1M x 32 (4MB)

4M x 32 (16MB)
72-LEAD SMALL OUTLINE
DIMM MODULE
CASE 992A-01



REV 1
1/17/97



PIN ASSIGNMENTS

Front Side				Back Side			
Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	37	DQ16	2	DQ0	38	DQ17
3	DQ1	39	VSS	4	DQ2	40	CAS0
5	DQ3	41	CAS2	6	DQ4	42	CAS3
7	DQ5	43	CAS1	8	DQ6	44	RAS0
9	DQ7	45	RAST**	10	VCC	46	NC
11	PD1	47	W	12	A0	48	NC
13	A1	49	DQ18	14	A2	50	DQ19
15	A3	51	DQ20	16	A4	52	DQ21
17	A5	53	DQ22	18	A6	54	DQ23
19	A10*	55	NC	20	NC	56	DQ24
21	DQ8	57	DQ25	22	DQ9	58	DQ26
23	DQ10	59	DQ28	24	DQ11	60	DQ27
25	DQ12	61	VCC	26	DQ13	62	DQ29
27	DQ14	63	DQ30	28	A7	64	DQ31
29	NC	65	NC	30	VCC	66	PD2
31	A8	67	PD3	32	A9	68	PD4
33	RAS3**	69	PD5	34	RAS2	70	PD6
35	DQ15	71	PD7	36	NC	72	VSS

* NC on 4MB, 8MB.

** NC on 4MB, 16MB.

PRESENCE DETECT


Pin Name	Speed	4MB	8MB	16MB
PD1		NC	NC	NC
PD2		VSS	VSS	NC
PD3		VSS	VSS	VSS
PD4		NC	VSS	NC
PD5	60	NC	NC	NC
	70	VSS	VSS	VSS
PD6	60	NC	NC	NC
	70	NC	NC	NC
PD7		NC	NC	NC

PIN NAMES


A0 – A10	Address Inputs	DQ0 – DQ31	Data Input/Output
CAS0 – CAS3	Column Address Strobe	PD1 – PD7	Presence Detect
RAS0 – RAS3	Row Address Strobe	W	Read/Write Input
VCC	Power	VSS	Ground
NC	No Connection		

All power supply and ground pins must be connected for proper operation of the device.


4MB BLOCK DIAGRAM



8MB BLOCK DIAGRAM



16MB BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 0.3 to + 4.6	V
Voltage Relative to V _{SS} (for Any Pin Except V _{CC})	V _{in} , V _{out}	- 0.3 to V _{CC} + 0.3	V
Data Output Current per DQ pin	I _{out}	50	mA
Power Dissipation	P _D	4MB/8MB 16MB 2.6/5.2 7.2	W
Operating Temperature Range	T _A	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 3.3 V ± 0.3 V, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All Voltages Referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V _{CC}	3	3.3	3.6	V
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	V _{IH}	2.2	—	V _{CC} + 0.3 V*	V
Logic Low Voltage, All Inputs	V _{IL}	- 0.3**	—	0.8	V
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	I _{kg(i)}	- 80	—	+ 80	μA
Output Leakage Current (Outputs Disabled, V _{SS} ≤ V _{in} ≤ V _{CC})	I _{kg(o)}	- 20	—	+ 20	μA
Output High Voltage (I _{OH} = - 2 mA)	V _{OH}	2.4	—	—	V
Output High Voltage (I _{OL} = 2 mA)	V _{OL}	—	—	0.4	V

* V_{CC} + 1.2 V at pulse width ≤ 20 ns.

** - 1.2 V at pulse width ≤ 20 ns.

DC CHARACTERISTICS AND SUPPLY CURRENTS (All Voltages Referenced to V_{SS})

Characteristic	Symbol	4MB		8MB		16MB		Unit	Notes
		Min	Max	Min	Max	Min	Max		
V _{CC} Power Supply Current (t _{RC} = t _{RC} MIN)	I _{CC1}	—	350	—	352	—	800	mA	1, 2
		—	290	—	292	—	720		
V _{CC} Power Supply Current (Standby) (R _{AS} = C _{AS} = V _{IH})	I _{CC2}	—	2	—	4	—	8	mA	
V _{CC} Power Supply Current (t _{RC} = t _{RC} Min)	I _{CC3}	—	350	—	352	—	800	mA	1, 2
During R _{AS} only Refresh Cycles		—	290	—	292	—	720		
V _{CC} Power Supply Current (t _{EPC} = t _{EPC} Min)	I _{CC4}	—	220	—	222	—	720	mA	1, 2
During EDO Cycle		—	200	—	202	—	640		
V _{CC} Power Supply Current (Standby) (R _{AS} = C _{AS} = V _{CC} - 0.2 V)	I _{CC5}	—	1	—	2	—	4	mA	
V _{CC} Power Supply Current (t _{RC} = t _{RC} Min)	I _{CC6}	—	350	—	352	—	800	mA	1
During C _{AS} Before R _{AS} Refresh Cycle		—	290	—	292	—	720		

NOTES:

1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
2. Column Address can be changed once or less while R_{AS} = V_{IL} and C_{AS} = V_{IH}.

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, Periodically Sampled Rather Than 100% Tested)

Input Capacitance	Symbol	4MB Max	8MB Max	16MB Max	Unit
Addresses	C_{in}	20	30	50	pF
WE	C_{in}	24	38	66	pF
RAS	C_{in}	17	17	38	pF
CAS	C_{in}	17	24	24	pF
DQ	C_{out}	17	24	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $T_A = 0 \text{ to } 70^\circ\text{C}$, Unless Otherwise Noted)

ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symbol		60		70		Unit	Notes
	Std	Alt	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RELREL}	t_{RC}	104	—	124	—	ns	5
Access Time from RAS	t_{RELQV}	t_{RAC}	—	60	—	70	ns	6, 7, 8, 9
Access Time from CAS	t_{CELQV}	t_{CAC}	—	17	—	20	ns	6, 8, 10
Access Time from Column Address	t_{AVQV}	t_{AA}	—	30	—	35	ns	6, 9, 11
Access Time from Precharge CAS	t_{CEHQV}	t_{CPA}	—	35	—	40	ns	6
CAS to Output in Low-Z	t_{CELQX}	t_{CLZ}	0	—	0	—	ns	
Output Buffer and Turn-Off Delay	t_{CEHQZ}	t_{OFF}	0	15	0	15	ns	12,13
Transition Time (Rise and Fall)	t_T	t_T	1	50	1	50	ns	1
RAS Precharge Time	t_{REHREL}	t_{RP}	40	—	50	—	ns	
RAS Pulse Width	t_{RELREH}	t_{RAS}	60	10 k	70	10 k	ns	
RAS Hold Time	t_{CELREH}	t_{RSH}	10	—	12	—	ns	
CAS Hold Time	t_{RELCEH}	t_{CSH}	40	—	50	—	ns	
CAS Pulse Width	t_{CELCEH}	t_{CAS}	10	10 k	12	10 k	ns	
RAS to CAS Delay Time	t_{RELCEL}	t_{RCD}	14	43	14	50	ns	8
RAS to Column Address Delay Time	t_{RELAV}	t_{RAD}	12	30	12	35	ns	9

NOTES:

(continued)

- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed. If using the internal refresh counter, a minimum of 8 CAS before RAS refresh cycles, instead of 8 RAS only refresh cycles are required.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements $t_T = 5.0 \text{ ns}$.
- The specification for t_{RC} (min), t_{RWC} (min), and t_{EPC} (min) is used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is ensured.
- Measured with a current load equivalent to 1 LVTTL (-2 mA , $+2 \text{ mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
- Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$.
- Operation within the $t_{RCD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD}(\text{max})$ limit ensures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$, then access time is controlled exclusively by t_{AA} .
- Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
- Assumes that $t_{RAD} \geq t_{RAD}(\text{max})$.
- $t_{OFF}(\text{max})$, $t_{REZ}(\text{max})$, and $t_{WEZ}(\text{max})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- If RAS goes high before CAS goes high, the open circuit condition is controlled by CAS going high (t_{OFF}). If CAS goes high before RAS goes high, the open circuit condition is controlled by RAS going high (t_{REZ}).


ALL DEVICES: READ, WRITE, AND READ-WRITE CYCLES (continued)

Parameter	Symbol		60		70		Unit	Notes	
	Std	Alt	Min	Max	Min	Max			
CAS to RAS Precharge Time	t _{CEHREL}	t _{CRP}	5	—	5	—	ns		
CAS Precharge Time	t _{CEHCEL}	t _{CP}	10	—	12	—	ns		
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	ns		
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	10	—	ns		
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	ns		
Column Address Hold Time	t _{CELAX}	t _{CAH}	10	—	12	—	ns		
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{AVREH}	t _{RAL}	30	—	35	—	ns		
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	ns		
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CEHWX}	t _{RCH}	0	—	0	—	ns	14	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{REHWX}	t _{RRH}	0	—	0	—	ns	14	
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{CELWH}	t _{WCH}	10	—	12	—	ns		
Write Command Pulse Width	t _{WLWH}	t _{WP}	10	—	12	—	ns		
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{WLREH}	t _{RWL}	10	—	12	—	ns		
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{WLCEH}	t _{CWL}	10	—	12	—	ns		
Data In Setup Time	t _{DVCEL}	t _{DS}	0	—	0	—	ns	15	
Data In Hold Time	t _{CELDX}	t _{DH}	10	—	12	—	ns	15	
Refresh Period	4MB, 8MB 16MB	t _{RVRV}	t _{RFSH}	—	16 32	—	16 32	ms	
Write Command Setup Time	t _{WLCEL}	t _{WCS}	0	—	0	—	ns	16	
$\overline{\text{CAS}}$ Setup Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{CELCEL}	t _{CSR}	5	—	5	—	ns		
$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh	t _{RELCEH}	t _{CHR}	10	—	15	—	ns		
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	t _{REHCEL}	t _{RPC}	5	—	5	—	ns		
$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	t _{CEHCEL}	t _{CP}	20	—	20	—	ns		
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge (EDO)	t _{CEHREH}	t _{RHCP}	35	—	40	—	ns		
$\overline{\text{RAS}}$ Pulse Width (EDO)	t _{RELREH}	t _{RASP}	60	100 k	70	100 k	ns		
$\overline{\text{RAS}}$ to Next $\overline{\text{CAS}}$ Delay (EDO)	t _{RELCEL}	t _{RNCD}	60	—	70	—	ns		
EDO Cycle Time	t _{CELCEL}	t _{EPC}	25	—	30	—	ns		
Output Data Hold Time	t _{CELQZ}	t _{COH}	5	—	5	—	ns		
Output Buffer Turn-Off Delay from $\overline{\text{RAS}}$	t _{REHQZ}	t _{REZ}	0	15	0	15	ns	12, 13	
Output Buffer Turn-Off Delay from $\overline{\text{W}}$	t _{WLQZ}	t _{WEZ}	0	15	0	15	ns	12	
$\overline{\text{W}}$ to Data Delay	t _{WLDV}	t _{WED}	15	—	15	—	ns		


NOTES:

14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in write cycles.
16. t_{WCS}, t_{RWD}, t_{CWD}, t_{AWD}, and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min), the cycle is a write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.


EDO READ CYCLE




EDO WRITE CYCLE



EDO READ-WRITE MIXED CYCLE




RAS-ONLY REFRESH CYCLE
(\overline{W} is H or L)




NOTES:
 \overline{WE} = H or L.
 DQ = Open.

CAS BEFORE RAS REFRESH CYCLE




NOTES:
 Addresses = H or L.
 4MB, 8MB: \overline{W} = H or L.
 16MB: \overline{W} must be as shown to avoid switching into component test mode.


HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 μ s is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 ms with the device powered up for the 4MB and 8MB, 32 ms for the 16MB), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{\text{RAS}}$) and column address strobe ($\overline{\text{CAS}}$), into two separate address fields. For the 4MB and 8MB a total of 20 address bits, 10 rows and 10 columns, will decode one of the word locations in the device. For the 16MB a total of 22 address bits, 11 rows and 11 columns, will decode one of the word locations in the device. $\overline{\text{RAS}}$ active transition is followed by $\overline{\text{CAS}}$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external $\overline{\text{CAS}}$ signal is ignored until an internal $\overline{\text{RAS}}$ signal is available. This "gate" feature on the external $\overline{\text{CAS}}$ clock enables the internal $\overline{\text{CAS}}$ line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the $\overline{\text{CAS}}$ clock.

There are three other variations in addressing the module: **$\overline{\text{RAS}}$ -only refresh cycle, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle, and page mode.** All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or an EDO read cycle. The normal read cycle is outlined here, while the EDO mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESSING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write ($\overline{\text{W}}$) input level must be high (V_{IH}), t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. $\overline{\text{CAS}}$ controls read access time: $\overline{\text{CAS}}$ must be active before or at t_{RCD} maximum to guarantee valid data out (DQ) at t_{RAC} (access time from $\overline{\text{RAS}}$ active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (t_{CAC}).

The $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must remain active for a minimum time of t_{RAS} and t_{CAS} , respectively, to complete the read cycle. $\overline{\text{W}}$ must remain high throughout the cycle, and for time t_{RRH} or t_{RCH} after $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ inactive transition, respectively, to maintain the data at that bit location. Once

$\overline{\text{RAS}}$ transitions to inactive, it must remain inactive for a minimum time of t_{RP} to precharge the internal device circuitry for the next active cycle.

WRITE CYCLE

The user can write to the DRAM with either a write or an EDO mode write cycle. The write mode is discussed here, while EDO mode write operations are covered in a separate section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of $\overline{\text{W}}$ to active (V_{IL}). Write mode is distinguished by the active transition of $\overline{\text{W}}$, with respect to $\overline{\text{CAS}}$. Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

A write cycle is characterized by $\overline{\text{W}}$ active transition at minimum time t_{WCS} before $\overline{\text{CAS}}$ active transition. Data in (DQ) is referenced to $\overline{\text{CAS}}$ in a write cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the write operation to complete the cycle.

EDO MODE CYCLES

EDO mode allows fast successive data operations at all column locations on a selected row of the module. Read access time in EDO mode (t_{CAC}) is typically half the regular $\overline{\text{RAS}}$ clock access time, t_{RAC} . EDO mode operation consists of keeping $\overline{\text{RAS}}$ active while toggling $\overline{\text{CAS}}$ between V_{IH} and V_{IL} . The row is latched by $\overline{\text{RAS}}$ active transition, while each $\overline{\text{CAS}}$ active transition allows selection of a new column location on the row.

An EDO mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, $\overline{\text{CAS}}$ transitions to inactive for minimum t_{CP} , while $\overline{\text{RAS}}$ remains low (V_{IL}). The second $\overline{\text{CAS}}$ active transition while $\overline{\text{RAS}}$ is low initiates the first EDO mode cycle (t_{EPC}). Either a read or write operation can be performed in an EDO mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive EDO mode cycles and performed in any order. The maximum number of consecutive EDO mode cycles is limited by t_{RASp} . EDO mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits require refresh every t_{RFSH} .

This is accomplished by cycling through the row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 μ s. Burst refresh, a refresh of all rows consecutively, must be performed every t_{RFSH} .

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decodes. Three other methods of refresh, **$\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, and hidden refresh** are available on this device for greater system flexibility.

$\overline{\text{RAS}}$ -Only Refresh

$\overline{\text{RAS}}$ -only refresh consists of $\overline{\text{RAS}}$ transition to active, latching the row address to be refreshed, while $\overline{\text{CAS}}$ remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure that all rows are refreshed within the specified limit.

$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active at the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with respect to $\overline{\text{RAS}}$ active transition (to prevent test mode cycle) as in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test**. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after completing one cycle for every column, as indicated by the check data written in each row. See **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test cycle** timing diagram.

The test can be performed only after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ initialization cycles. The test procedure is as follows:

1. Write 0s into all memory cells (normal write mode).
2. Select a column address, and read 0 out of the cell by performing **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, read cycle**. Repeat this operation for every column.
3. Select a column address, and write 1 into the cell by performing **$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh counter test, write cycle**. Repeat this operation for every column.
4. Read 1s (normal read mode), which were written at step three.
5. Repeat steps one through four using complement data.





Figure 1. Hidden Refresh Cycle


ORDERING INFORMATION
(Order by Full Part Number)



- Full Part Numbers — MB321BT18TADN60
 MB321BT18TADN70
- MB321BT18TADG60
 MB321BT18TADG70
- MB322BT18TADG60
 MB322BT18TADG70
- MB324CT10TBDG60
 MB324CT10TBDG70

PACKAGE DIMENSIONS

D PACKAGE
SMALL OUTLINE DIMM MODULE
CASE 992A-01



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. CARD THICKNESS APPLIES ACROSS TABS AND INCLUDES PLATING AND/OR METALIZATION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	59.56	59.82	2.346	2.355
B	25.27	25.53	0.995	1.005
C	—	3.80	—	0.150
D	0.95	1.05	0.037	0.041
E	3.05	3.31	0.118	0.122
F	22.23 BSC		0.875 BSC	
F1	3.00	—	0.118	—
G	1.27 BSC		0.050 BSC	
H	—	0.25	—	0.010
J	0.90	1.10	0.035	0.043
K	2.54	—	0.100	—
L	44.45 REF		1.750 REF	
M	1.87	2.13	0.074	0.084
N	21.60 BSC		0.850 BSC	
Q	17.78 BSC		0.700 BSC	
Q1	3.90	4.10	0.154	0.161
R1	2.87	3.13	0.113	0.123
R2	1.87	2.13	0.074	0.084
S	3.18	—	0.007	—
U	44.45 REF		1.750 REF	
V	—	2.45	—	0.096
Z	2.00	—	0.079	—

