

N-Channel Enhancement-Mode Power MOS Field-Effect Transistor

August 1991

Features

- 3.5A, 200V
- $r_{DS(on)} = 0.8\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device


Description

The 2N6790 is an n-channel enhancement-mode silicon-gate power MOS field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits.

The 2N6790 is supplied in the JEDEC TO-205AF (Low Profile TO-39) metal package.


Package

TO-205AF
BOTTOM VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$) Unless Otherwise Specified

	2N6790	UNITS
Drain-Source Voltage	200*	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	200*	V
Continuous Drain Current		
$T_C = +25^\circ\text{C}$	3.5*	A
$T_C = +100^\circ\text{C}$	2.25*	A
Pulsed Drain Current	14*	A
Gate-Source Voltage	$\pm 20^*$	V
Continuous Source Current (Body Diode)	3.5*	A
Pulse Source Current (Body Diode) (Note 2)	14*	A
Maximum Power Dissipation		
$T_C = +25^\circ\text{C}$ (See Figure 14)	20*	W
Above $T_C = +25^\circ\text{C}$, Derate Linearly (See Figure 14)	0.16*	W/ $^\circ\text{C}$
Inductive Current, Clamped	14	A
($L = 100\mu\text{H}$)		
Operating and Storage Junction Temperature Range	-55 to +150*	$^\circ\text{C}$
Maximum Lead Temperature for Soldering	300*	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)		

*JEDEC registered values

4
N-CHANNEL
POWER MOSFETs

Specifications 2N6790

Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS} Drain - Source Breakdown Voltage	200*	—	—	V	$V_{GS} = 0V, I_D = 0.25\text{ mA}$
$V_{GS(th)}$ Gate Threshold Voltage	2.0*	—	4.0*	V	$V_{DS} = V_{GS}, I_D = 1.0\text{ mA}$
I_{GSS} Gate - Source Leakage Forward	—	—	100*	nA	$V_{GS} = 20V, V_{DS} = 0V$
I_{GSS} Gate - Source Leakage Reverse	—	—	100*	nA	$V_{GS} = -20V, V_{DS} = 0V$
I_{DSS} Zero Gate Voltage Drain Current	—	—	250*	μA	$V_{DS} = 200V, V_{GS} = 0V$
	—	—	1000*	μA	$V_{DS} = 160V, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Voltage ^a	—	—	2.8*	V	$V_{GS} = 10V, I_D = 3.5A$
$R_{DS(on)}$ Static Drain-Source On-State Resistance ^a	—	0.50	0.80*	Ω	$V_{GS} = 10V, I_D = 2.25A, T_A = 25^\circ\text{C}$
	—	—	1.50*	Ω	$V_{GS} = 10V, I_D = 2.25A, T_A = 125^\circ\text{C}$
V_{SD} Diode Forward Voltage ^a	0.7*	—	1.5*	V	$T_C = 25^\circ\text{C}, I_S = 3.5A, V_{GS} = 0V$
g_{fs} Forward Transconductance ^a	1.5*	2.25	4.5*	S(D)	$V_{DS} = 5V, I_D = 2.25A$
C_{iss} Input Capacitance	200*	450	800*	pF	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{ MHz}$
C_{oss} Output Capacitance	80*	150	300*	pF	See Fig. 10
C_{rss} Reverse Transfer Capacitance	15*	40	80*	pF	
$t_{d(on)}$ Turn-On Delay Time	—	—	40*	ns	$V_{DD} \approx 74V, I_D = 2.25A, Z_o = 50\Omega$
t_r Rise Time	—	—	50*	ns	See Fig. 15
$t_{d(off)}$ Turn-Off Delay Time	—	—	50*	ns	(MOSFET switching times are essentially independent of operating temperature.)
t_f Fall Time	—	—	50*	ns	
SOA Safe Operating Area	20	—	—	W	$V_{DS} = 160V, I_D = 125\text{ mA}$, See Fig. 16.
	20	—	—	W	$V_{DS} = 5.7V, I_D = 3.5A$, See Fig. 16.

Thermal Resistance

R_{thJC} Junction-to-Case	—	—	6.25*	$^\circ\text{C/W}$	
R_{thJA} Junction-to-Ambient	—	—	175	$^\circ\text{C/W}$	Free Air Operation

Source-Drain Diode Switching Characteristics (Typical)

t_{rr} Reverse Recovery Time	350	ns	$T_J = 150^\circ\text{C}, I_F = 3.5A, di/dt = 100A/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	2.3	μC	$T_J = 150^\circ\text{C}, I_F = 3.5A, di/dt = 100A/\mu\text{s}$
t_{on} Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.		

*JEDEC registered value

^aPulse Test: Pulse width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case versus pulse duration.




Fig. 6 - Typical transconductance versus drain current.




Fig. 7 - Typical source-drain diode forward voltage.

4
N-CHANNEL
POWER MOSFETS




Fig. 8 - Breakdown voltage versus temperature.




Fig. 9 - Typical normalized on-resistance versus temperature.




Fig. 10 - Typical capacitance versus drain-to-source voltage.




Fig. 11 - Typical gate charge versus gate-to-source voltage.




Fig. 12 - Typical on-resistance versus drain current.




Fig. 13 - Maximum drain current versus case temperature.

2N6790






Fig. 14 - Power versus temperature derating curve.




- NOTES:
1. LHO063 CASE GROUNDING.
 2. GROUNDED CONNECTIONS COMMON TO GROUND PLANE ON BOARD.
 3. PULSE WIDTH = 3 μs, PERIOD = 1 ms, AMPLITUDE = 10V.



- NOTES:
- WHEN MEASURING RISE TIME, $V_{GS(on)}$ SHALL BE AS SPECIFIED ON THE INPUT WAVEFORM. WHEN MEASURING FALL TIME, $V_{GS(off)}$ SHALL BE SPECIFIED ON THE INPUT WAVEFORM. THE INPUT TRANSITION AND DRAIN VOLTAGE RESPONSE DETECTOR SHALL HAVE RISE AND FALL RESPONSE TIMES SUCH THAT DOUBLING THESE RESPONSES WILL NOT AFFECT THE RESULTS GREATER THAN THE PRECISION OF MEASUREMENT. THE CURRENT SHALL BE SUFFICIENTLY SMALL SO THAT DOUBLING IT DOES NOT AFFECT TESTS RESULTS GREATER THAN THE PRECISION OF MEASUREMENT.

Fig. 15 - Switching time test circuit.



- NOTES:
1. SET V_{DS} TO THE VALUE SPECIFIED UNDER DETAILS USING A 0.1s PULSE WIDTH WITH A MINIMUM OF 1 MINUTE BETWEEN PULSES. INCREASE V_{GS} UNTIL THE SPECIFIED VALUE OF I_D AND V_{DS} ARE OBTAINED. CASE TEMPERATURE = 25°C.
 2. SELECT R_S SUCH THAT $I_D \cdot R_S = 2.5 \pm 1.0$ Vdc.

Fig. 16 - Safe operating area test circuit.