

The HD74HC881 has the same pinout and same functionality as the HD74HC181 except for the  $\bar{P}$ ,  $\bar{G}$ , and  $C_{n+4}$  outputs when the device is in the logic mode ( $M=H$ ).

In the logic mode the HD74HC881 provides the user with a status check on the input words, A and B, and the output word F. While in the logic mode the  $\bar{P}$ ,  $\bar{G}$  and  $C_{n+4}$  outputs supply status information based upon the following logical combinations:

$$\begin{aligned} \bar{P} &= F_0 + F_1 + F_2 + F_3 \\ \bar{G} &= \text{"High"} \\ C_{n+4} &= P \cdot C_n \end{aligned}$$

Table 1

$S_0 = S_3 = H, S_1 = S_2 = L, M = H$

$C_n$	Data Inputs				Outputs		
	$A_0 = B_0$	$A_1 = B_1$	$A_2 = B_2$	$A_3 = B_3$	$\bar{G}$	$\bar{P}$	$C_{n+4}$
H	$A_0 = B_0$	$A_1 = B_1$	$A_2 = B_2$	$A_3 = B_3$	H	L	H
L	$A_0 = B_0$	$A_1 = B_1$	$A_2 = B_2$	$A_3 = B_3$	H	L	L
×	$A_0 \neq B_0$	×	×	×	H	H	L
×	×	$A_1 \neq B_1$	×	×	H	H	L
×	×	×	$A_2 \neq B_2$	×	H	H	L
×	×	×	×	$A_3 \neq B_3$	H	H	L

Table 2


$S_0 = S_1 = S_3 = L, S_2 = H, M = H$

$C_n$	Data Inputs				Outputs		
	$\bar{A}_0$ or $\bar{B}_0 = L$	$\bar{A}_1$ or $\bar{B}_1 = L$	$\bar{A}_2$ or $\bar{B}_2 = L$	$\bar{A}_3$ or $\bar{B}_3 = L$	$\bar{G}$	$\bar{P}$	$C_{n+4}$
H	$\bar{A}_0$ or $\bar{B}_0 = L$	$\bar{A}_1$ or $\bar{B}_1 = L$	$\bar{A}_2$ or $\bar{B}_2 = L$	$\bar{A}_3$ or $\bar{B}_3 = L$	H	L	H
L	$\bar{A}_0$ or $\bar{B}_0 = L$	$\bar{A}_1$ or $\bar{B}_1 = L$	$\bar{A}_2$ or $\bar{B}_2 = L$	$\bar{A}_3$ or $\bar{B}_3 = L$	H	L	H
×	$\bar{A}_0$ or $\bar{B}_0 = H$	×	×	×	H	L	L
×	×	$\bar{A}_1$ or $\bar{B}_1 = H$	×	×	H	H	L
×	×	×	$\bar{A}_2$ or $\bar{B}_2 = H$	×	H	H	L
×	×	×	×	$\bar{A}_3$ or $\bar{B}_3 = H$	H	H	L

The combination of signals on the  $S_3$  through  $S_0$  control lines determine the operation performed on the data words to generate the output bits  $F_i$ . By monitoring the  $\bar{P}$  and  $C_{n+4}$  outputs, the user can determine if all pairs of input bits are equal (see table above) or if any pair of inputs are both high (see table above). The HD74HC881 has the unique feature of providing an A=B status while the exclusive OR ( $\oplus$ ) function is being utilized. When the control inputs ( $S_3, S_2, S_1, S_0$ ) equal H, L, L, H; a status check is generated to determine whether all pairs ( $A_i, B_i$ ) are equal in the following manner:  $P = (A_0 \oplus B_0) + (A_1 \oplus B_1) + (A_2 \oplus B_2) + (A_3 \oplus B_3)$ . This unique bit-by-bit comparison of the data words which is available on the CMOS output is particularly useful when cascading HD74HC881's. As the A=B condition is sensed in the first stage the signal is propagated through the same ports used for carry generation in the arithmetic mode ( $\bar{P}$  and  $\bar{G}$ ). Thus the A=B status is transmitted to the second stage more quickly without the need for external multiplexing logic. The A=B open drain output allows the user to check the validity of the bit-by-bit result by comparing the two signals for parity

If the user wishes to check for any pair of data inputs ( $\bar{A}_i, \bar{B}_i$ ) being high it is necessary to place the control lines in the stage L, H, L, L. The data pairs will then be ANDed together

## PIN ARRANGEMENT



(Top View)

and the results ORed in the following manner:  $P = \bar{A}_0 \bar{B}_0 + \bar{A}_1 \bar{B}_1 + \bar{A}_2 \bar{B}_2 + \bar{A}_3 \bar{B}_3$ .

$S_3$	$S_2$	$S_1$	$S_0$	M	$\bar{P} = F_0 + F_1 + F_2 + F_3$
L	H	L	L	H	$A_0 \cdot B_0 + \bar{A}_1 \cdot \bar{B}_1 + A_2 \cdot B_2 + \bar{A}_3 \cdot \bar{B}_3$
H	L	L	H	H	$(A_0 \oplus B_0) + (A_1 \oplus B_1) + (A_2 \oplus B_2) + (A_3 \oplus B_3)$

## FEATURES


- High Speed Operation
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage:  $V_{CC} = 2 \sim 6V$
- Low Input Current:  $1\mu A$  max.
- Low Quiescent Supply Current:  $I_{CC}$  (static) =  $4\mu A$  max. ( $T_a = 25^\circ C$ )

## NOTE

The specifications of this device are subject to change without notice.

Please contact your nearest Hitachi's Sales Dept. regarding specifications.

LOGIC DIAGRAM



DC CHARACTERISTICS

Item	Symbol	V <sub>CC</sub> (V)	Test Conditions	T <sub>a</sub> = 25°C			T <sub>a</sub> = -40 ~ +85°C		Unit	
				min	typ	max	min	max		
Input Voltage	V <sub>IH</sub>	2.0	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.5	—	—	1.5	—	V	
		4.5		3.15	—	—	3.15	—		
		6.0		4.2	—	—	4.2	—		
	V <sub>IL</sub>	2.0		—	—	0.5	—	0.5	V	
		4.5		—	—	1.35	—	1.35		
		6.0		—	—	1.8	—	1.8		
Output Voltage	V <sub>OH</sub>	2.0	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20μA	1.9	2.0	—	1.9	—	V
		4.5			4.4	4.5	—	4.4	—	
		6.0			5.9	6.0	—	5.9	—	
		4.5		I <sub>OH</sub> = -4mA	4.18	—	—	4.13	—	
		6.0		I <sub>OH</sub> = -5.2mA	5.68	—	—	5.63	—	
		V <sub>OL</sub>		2.0	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20μA	—	0.0	0.1	
	4.5		—	0.0			0.1	—	0.1	
	6.0		—	0.0			0.1	—	0.1	
	4.5		I <sub>OL</sub> = 4mA	—		—	0.26	—	0.33	
	6.0		I <sub>OL</sub> = 5.2mA	—		—	0.26	—	0.33	
	6.0		I <sub>OL</sub> = 5.2mA	—		—	0.26	—	0.33	
	Input Current	I <sub>in</sub>	6.0	V <sub>in</sub> = V <sub>CC</sub> or GND	—	—	±0.1	—	±1.0	μA
Quiescent Supply Current	I <sub>CC</sub>	6.0	V <sub>in</sub> = V <sub>CC</sub> or GND, I <sub>out</sub> = 0 μA	—	—	4.0	—	40	μA	

■ AC CHARACTERISTICS ( $C_L=50\text{pF}$ , Input  $t_r=t_f=6\text{ns}$ )

Item	Symbol	$V_{CC}(\text{V})$	Test Conditions	$T_a=25^\circ\text{C}$			$T_a=-40\sim+85^\circ\text{C}$		Unit
				min.	typ.	max.	min.	max.	
Propagation Delay Time	$t_{PLH}$ $t_{PHL}$	2.0	$C_n$ to $C_{n+4}$	—	—	200	—	250	ns
		4.5		—	—	40	—	50	
		6.0		—	—	34	—	43	
	$t_{PLH}$ $t_{PHL}$	2.0	$C_n$ to any F	—	—	150	—	190	ns
		4.5		—	—	30	—	38	
		6.0		—	—	26	—	33	
	$t_{PLH}$ $t_{PHL}$	2.0	A or B to G $S_0=S_3=V_{CC}$ , $S_1=S_2=\text{GND}$	—	—	150	—	190	ns
		4.5		—	—	30	—	38	
		6.0		—	—	26	—	33	
	$t_{PLH}$ $t_{PHL}$	2.0	A or B to G $S_0=S_3=\text{GND}$ , $S_1=S_2=V_{CC}$	—	—	150	—	190	ns
		4.5		—	—	30	—	38	
		6.0		—	—	26	—	33	
	$t_{PLH}$ $t_{PHL}$	2.0	A or B to P	—	—	150	—	190	ns
		4.5		—	—	30	—	38	
		6.0		—	—	26	—	33	
	$t_{PLH}$ $t_{PHL}$	2.0	A <sub>1</sub> or B <sub>1</sub> to F <sub>1</sub> $S_0=S_3=V_{CC}$ , $S_1=S_2=\text{GND}$	—	—	240	—	300	ns
		4.5		—	—	48	—	60	
		6.0		—	—	41	—	51	
	$t_{PLH}$ $t_{PHL}$	2.0	A or B to $C_{n+4}$ $S_0=S_3=V_{CC}$ , $S_1=S_2=\text{GND}$	—	—	250	—	315	ns
		4.5		—	—	50	—	63	
6.0		—		—	43	—	54		
$t_{PLH}$ $t_{PHL}$	2.0	A <sub>1</sub> or B <sub>1</sub> to F <sub>1</sub> $S_1=S_2=V_{CC}$ or $M=V_{CC}$	—	—	275	—	345	ns	
	4.5		—	—	55	—	69		
	6.0		—	—	47	—	59		
$t_{PLH}$ $t_{PHL}$	2.0	A or B to A=B	—	—	280	—	350	ns	
	4.5		—	—	56	—	70		
	6.0		—	—	48	—	60		
$t_{PLH}$ $t_{PHL}$	2.0	A or B to $C_{n+4}$ $S_0=S_3=\text{GND}$ , $S_1=S_2=V_{CC}$	—	—	280	—	350	ns	
	4.5		—	—	56	—	70		
	6.0		—	—	48	—	60		
Output Rise/Fall Time	$t_{TLH}$ $t_{THL}$	2.0		—	—	75	—	95	ns
		4.5		—	—	15	—	19	
		6.0		—	—	13	—	16	
Input Capacitance	$C_{in}$	—		—	5	10	—	10	pF