



## 8202A DYNAMIC RAM CONTROLLER

- Provides All Signals Necessary to Control 2117, or 2118 Dynamic Memories
- Directly Addresses and Drives Up to 64K Bytes Without External Drivers
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a Refresh Counter
- Refresh Cycles May be Internally or Externally Requested
- Provides Transparent Refresh Capability
- Fully Compatible with Intel® 8080A, 8085A, iAPX 88, and iAPX 86 Family Microprocessors
- Decodes CPU Status for Advanced Read Capability with the 8202A-1 or 8202A-3
- Provides System Acknowledge and Transfer Acknowledge Signals
- Internal Clock Capability with the 8202A-1 or 8202A-3

The Intel® 8202A is a Dynamic Ram System Controller designed to provide all signals necessary to use 2117 or 2118 Dynamic RAMs in microcomputer systems. The 8202A provides multiplexed addresses and address strobes, as well as refresh/access arbitration. The 8202A-1 or 8202A-3 support an internal crystal oscillator.




Figure 1. 8202A Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Descriptions

Symbol	Pin No.	Type	Name and Function	
AL <sub>0</sub> AL <sub>1</sub> AL <sub>2</sub> AL <sub>3</sub> AL <sub>4</sub> AL <sub>5</sub> AL <sub>6</sub>	6 8 10 12 14 16 18	I	<b>Address Low:</b> CPU address inputs used to generate memory row address.	
AH <sub>0</sub> AH <sub>1</sub> AH <sub>2</sub> AH <sub>3</sub> AH <sub>4</sub> AH <sub>5</sub> AH <sub>6</sub>	5 4 3 2 1 39 38	I		
BO B <sub>1</sub> /OP <sub>1</sub>	24 25	I		<b>Bank Select Inputs:</b> Used to gate the appropriate RAS <sub>0</sub> -RAS <sub>3</sub> output for a memory cycle. B <sub>1</sub> /OP <sub>1</sub> option used to select the Advanced Read Mode.
PCS	33	I		<b>Protected Chip Select:</b> Used to enable the memory read and write inputs. Once a cycle is started, it will not abort even if PCS goes inactive before cycle completion.
WR	31	I		<b>Memory Write Request.</b>
RD/S1	32	I		<b>Memory Read Request:</b> S1 function used in Advanced Read mode selected by OP <sub>1</sub> (pin 25).
REFRQ/ ALE	34	I		<b>External Refresh Request:</b> ALE function used in Advanced Read mode, selected by OP <sub>1</sub> (pin 25).
OUT <sub>0</sub> OUT <sub>1</sub> OUT <sub>2</sub> OUT <sub>3</sub> OUT <sub>4</sub> OUT <sub>5</sub> OUT <sub>6</sub>	7 9 11 13 15 17 19	O	<b>Output of the Multiplexer:</b> These outputs are designed to drive the addresses of the Dynamic RAM array. (Note that the OUT <sub>0-6</sub> pins do not require inverters or drivers for proper operation.)	
WE	28	O	<b>Write Enable:</b> Drives the Write Enable inputs of the Dynamic RAM array.	
CAS	27	O	<b>Column Address Strobe:</b> This output is used to latch the Column Address into the Dynamic RAM array.	

Symbol	Pin No.	Type	Name and Function	
RAS <sub>0</sub> RAS <sub>1</sub> RAS <sub>2</sub> RAS <sub>3</sub>	21 22 23 26	O	<b>Row Address Strobe:</b> Used to latch the Row Address into the bank of dynamic RAMs, selected by the 8202A Bank Select pins (B <sub>0</sub> , B <sub>1</sub> /OP <sub>1</sub> ).	
XACK	29	O		
SACK	30	O		<b>System Acknowledge:</b> This output indicates the beginning of a memory access cycle. It can be used as an advanced transfer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, SACK is delayed until XACK in the memory access cycle).
(X <sub>0</sub> ) OP <sub>2</sub> (X <sub>1</sub> ) CLK	36 37	I/O I/O		<b>Oscillator inputs:</b> These inputs are designed for a quartz crystal to control the frequency of the oscillator. If X <sub>0</sub> /OP <sub>2</sub> is connected to a 1KΩ resistor pulled to +12V then X <sub>1</sub> /CLK becomes a TTL input for an external clock.
N.C.	35		Reserved for future use.	
VCC	40		<b>Power Supply:</b> +5V.	
GND	20		<b>Ground.</b>	

NOTE: Crystal mode for the 8202A-1 or 8202A-3 only.




Figure 3. Crystal Operation for the 8202A-1 and the 8202A-3

### Functional Description

The 8202A provides a complete dynamic RAM controller for microprocessor systems as well as expansion memory boards. All of the necessary control signals are provided for 2117 and 2118 dynamic RAMs.

All 8202A timing is generated from a single reference clock. This clock is provided via an external oscillator or an on chip crystal oscillator. All output signal transitions are synchronous with respect to this clock reference, except for the CPU handshake signals  $\overline{SACK}$  and  $\overline{XACK}$  (trailing edge).

CPU memory requests normally use the  $\overline{RD}$  and  $\overline{WR}$  inputs. The advanced READ mode allows ALE and S1 to be used in place of the  $\overline{RD}$  input.

Failsafe refresh is provided via an internal refresh timer which generates internal refresh requests. Refresh requests can also be generated via the REFRQ input.

An on-chip synchronizer /arbiter prevents memory and refresh requests from affecting a cycle in progress. The READ, WRITE, and external REFRESH requests may be asynchronous to the 8202A clock; on-chip logic will synchronize the requests, and the arbiter will decide if the requests should be delayed, pending completion of a cycle in progress.

### Option Selection

The 8202A has two strapping options. When OP<sub>1</sub> is selected (16K mode only), pin 32 changes from a RD input to an S1 input, and pin 34 changes from a REFRQ input to an ALE input. See "Refresh Cycles" and "Read Cycles" for more detail. OP<sub>1</sub> is selected by tying pin 25 to +12V through a 5.1K ohm resistor on the 8202A-1 or 8202A-3 only.

When OP<sub>2</sub> is selected, by connecting pin 36 to +12V through a 1K ohm resistor, pin 37 changes from a crystal input (X<sub>1</sub>) to the CLK input for an external TTL clock.

### Refresh Timer

The refresh timer is used to monitor the time since the last refresh cycle occurred. When the appropriate amount of time has elapsed, the refresh timer will request a refresh cycle. External refresh requests will reset the refresh timer.

### Refresh Counter

The refresh counter is used to sequentially refresh all of

the memory's rows. The 8-bit counter is incremented after every refresh cycle.

### Address Multiplexer

The address multiplexer takes the address inputs and the refresh counter outputs, and gates them onto the address outputs at the appropriate time. The address outputs, in conjunction with the  $\overline{RAS}$  and  $\overline{CAS}$  outputs, determine the address used by the dynamic RAMs for read, write, and refresh cycles. During the first part of a read or write cycle, AL<sub>0</sub>-AL<sub>6</sub> are gated to  $\overline{OUT_0}$ - $\overline{OUT_6}$ , then AH<sub>0</sub>-AH<sub>6</sub> are gated to the address outputs.

During a refresh cycle, the refresh counter is gated onto the address outputs. All refresh cycles are RAS-only refresh (CAS inactive, RAS active).

To minimize buffer delay, the information on the address outputs is inverted from that on the address inputs.

$\overline{OUT_0}$ - $\overline{OUT_6}$  do not need inverters or buffers unless additional drive is required.

### Synchronizer / Arbiter

The 8202A has three inputs, REFRQ / ALE (pin 34),  $\overline{RD}$  (pin 32) and  $\overline{WR}$  (pin 31). The  $\overline{RD}$  and  $\overline{WR}$  inputs allow an external CPU to request a memory read or write cycle, respectively. The REFRQ / ALE allows refresh requests to be requested external to the 8202A.

All three of these inputs may be asynchronous with respect to the 8202A's clock. The arbiter will resolve conflicts between refresh and memory requests, for both pending cycles and cycles in progress. Read and write requests will be given priority over refresh requests.

### System Operation

The 8202A is always in one of the following states:

- a) IDLE
- b) TEST Cycle
- c) REFRESH Cycle
- d) READ Cycle
- e) WRITE Cycle

The 8202A is normally in the IDLE state. Whenever one of the other cycles is requested, the 8202A will leave the IDLE state to perform the desired cycle. If no other cycles are pending, the 8202A will return to the IDLE state.

Description	Pin #	Normal Function	Option Function
B1/OP1	25	Bank (RAS) Select	Advanced-Read Mode (see text)
X0/OP2	36	Crystal Oscillator (8202A-1 or 8202A-3)	External Oscillator

Figure 4. 8202A Option Selection

### Test Cycle

The TEST Cycle is used to check operation of several 8202A internal functions. TEST cycles are requested by activating the RD and WR inputs, independent of PCS. The TEST Cycle will reset the refresh address counter. It will perform a WRITE Cycle if PCS is low. The TEST Cycle should not be used in normal system operation, since it would affect the dynamic RAM refresh.

### Refresh Cycles

The 8202A has two ways of providing dynamic RAM refresh:

- 1) Internal (failsafe) refresh
- 2) External (hidden) refresh

Both types of 8202A refresh cycles activate all of the  $\overline{\text{RAS}}$  outputs, while  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{SACK}}$ , and  $\overline{\text{XACK}}$  remain inactive.


Internal refresh is generated by the on-chip refresh timer. The timer uses the 8202A clock to ensure that refresh of all rows of the dynamic RAM occurs every 2 milliseconds. If REFRQ is inactive, the refresh timer will request a refresh cycle every 10-16 microseconds.

External refresh is requested via the REFRQ input (pin 34). External refresh control is not available when the Advanced-Read mode is selected. External refresh requests are latched, then synchronized to the 8202A clock.

The arbiter will allow the refresh request to start a refresh cycle only if the 8202A is not in the middle of a cycle.

Simultaneous memory request and external refresh request will result in the memory request being honored first. This 8202A characteristic can be used to "hide" refresh cycles during system operation. A circuit similar to Figure 5 can be used to decode the CPU's instruction fetch status to generate an external refresh request. The refresh request is latched while the 8202A performs the instruction fetch; the refresh cycle will start immediately after the memory cycle is completed, even if the  $\overline{\text{RD}}$  input has not gone inactive. If the CPU's instruction decode time is long enough, the 8202A can complete the refresh cycle before the next memory request is generated.

Certain system configurations require complete external refresh requests. If external refresh is requested faster than the minimum internal refresh timer ( $t_{\text{REF}}$ ), then, in effect, all refresh cycles will be caused by the external refresh request, and the internal refresh timer will never generate a refresh request.



**Figure 5. Hidden Refresh**

### Read Cycles

The 8202A can accept two different types of memory Read requests:

- 1) Normal Read, via the  $\overline{\text{RD}}$  input
- 2) Advanced Read, using the S1 and ALE inputs

The user can select the desired Read request configuration via the B1/OP1 hardware strapping option on pin 25.

	Normal Read	Advanced Read
Pin 25	B1 input	+ 12 Volt Option
Pin 32	RD input	S1 input
Pin 34	REFRQ input	ALE input
# RAM banks	4 (RAS 0-3)	2 (RAS 2-3)
Ext. Refresh Req.	Yes	No

**Figure 6. 8202A Read Options**

Normal Reads are requested by activating the  $\overline{\text{RD}}$  input, and keeping it active until the 8202A responds with an  $\overline{\text{XACK}}$  pulse. The  $\overline{\text{RD}}$  input can go inactive as soon as the command hold time ( $t_{\text{CHS}}$ ) is met.

Advanced Read cycles are requested by pulsing ALE while S1 is active; if S1 is inactive (low) ALE is ignored. Advanced Read timing is similar to Normal Read timing, except the falling edge of ALE is used as the cycle start reference.

If a Read cycle is requested while a refresh cycle is in progress, then the 8202A will set the internal delayed-SACK latch. When the Read cycle is eventually started, the 8202A will delay the active  $\overline{\text{SACK}}$  transition until  $\overline{\text{XACK}}$  goes active, as shown in the AC timing diagrams. This delay was designed to compensate for the CPU's READY setup and hold times. The delayed-SACK latch is cleared after every READ cycle.

Based on system requirements, either  $\overline{\text{SACK}}$  or  $\overline{\text{XACK}}$  can be used to generate the CPU READY signal.  $\overline{\text{XACK}}$  will

normally be used; if the CPU can tolerate an advanced  $\overline{\text{READY}}$ , then  $\overline{\text{SACK}}$  can be used, but only if the CPU can tolerate the amount of advance provided by  $\overline{\text{SACK}}$ . If  $\overline{\text{SACK}}$  arrives too early to provide the appropriate number of WAIT states, then either  $\overline{\text{XACK}}$  or a delayed form of  $\overline{\text{SACK}}$  should be used.

### Write Cycles

Write cycles are similar to Normal Read cycles, except for the  $\overline{\text{WE}}$  output.  $\overline{\text{WE}}$  is held inactive for Read cycles, but goes active for Write cycles. All 8202A Write cycles are "early-write" cycles;  $\overline{\text{WE}}$  goes active before  $\overline{\text{CAS}}$  goes active by an amount of time sufficient to keep the dynamic RAM output buffers turned off.

### General System Considerations

All memory requests (Normal Reads, Advanced Reads, Writes) are qualified by the  $\overline{\text{PCS}}$  input.  $\overline{\text{PCS}}$  should be stable, either active or inactive, prior to the leading edge of  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , or ALE. Systems which use battery backup should pullup  $\overline{\text{PCS}}$  to prevent erroneous memory requests, and should also pullup  $\overline{\text{WR}}$  to keep the 8202A out of its test mode.

In order to minimize propagation delay, the 8202A uses an inverting address multiplexer without latches. The system must provide adequate address setup and hold times to guarantee  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  setup and hold times for the RAM. The 8202A  $t_{AD}$  AC parameter should be used for this system calculation.

The B0-B1 inputs are similar to the address inputs in that they are not latched. B0 and B1 should not be changed during a memory cycle, since they directly control which  $\overline{\text{RAS}}$  output is activated.

The 8202A uses a two-stage synchronizer for the memory request inputs ( $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , ALE), and a separate two stage synchronizer for the external refresh input (REFRQ). As with any synchronizer, there is always a finite probability of metastable states inducing system errors. The 8202A synchronizer was designed to have a system error rate less than 1 memory cycle every three years based on the full operating range of the 8202A.

A microprocessor system is concerned with the time data is valid after  $\overline{\text{RD}}$  goes low. See Figure 7. In order to calculate memory read access times, the dynamic RAM's A.C. specifications must be examined, especially the RAS-access time ( $t_{\text{RAC}}$ ) and the CAS-access time ( $t_{\text{CAC}}$ ). Most configurations will be CAS-access limited; i.e., the data from the RAM will be stable  $t_{\text{cc,max}}$  (8202A) +  $t_{\text{CAC}}$  (RAM) after a memory read cycle is started. Be sure to add any delays (due to buffers, data latches, etc.) to calculate the overall read access time.

Since the 8202A normally performs "early-write" cycles, the data must be stable at the RAM data inputs by the time  $\overline{\text{CAS}}$  goes active, including the RAM's data setup time. If the system does not normally guarantee sufficient write data setup, you must either delay the  $\overline{\text{WR}}$  input signal or delay the 8202A  $\overline{\text{WE}}$  output.

Delaying the  $\overline{\text{WR}}$  input will delay all 8202A timing, including the  $\overline{\text{READY}}$  handshake signals,  $\overline{\text{SACK}}$  and  $\overline{\text{XACK}}$ , which may increase the number of WAIT states generated by the CPU.

If the  $\overline{\text{WE}}$  output is externally delayed beyond the  $\overline{\text{CAS}}$  active transition, then the RAM will use the falling edge of  $\overline{\text{WE}}$  to strobe the write data into the RAM. This  $\overline{\text{WE}}$  transition should not occur too late during the CAS active transition, or else the  $\overline{\text{WE}}$  to  $\overline{\text{CAS}}$  requirements of the RAM will not be met.




Figure 7. Read Access Time




Figure 8. Typical 8088 System

**ABSOLUTE MAXIMUM RATINGS<sup>3</sup>**

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage On any Pin  
 With Respect to Ground ..... -0.5V to +7V<sup>4</sup>  
 Power Dissipation ..... 1.5 Watts


*\*NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**  $T_A = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = 5.0\text{V} \pm 10\%, V_{CC} = 5.0\text{V} \pm 5\%$  for 8202A-3, GND = 0V

Symbol	Parameter	Min	Max	Units	Test Conditions
$V_C$	Input Clamp Voltage		-1.0	V	$I_C = -5\text{ mA}$
$I_{CC}$	Power Supply Current		270	mA	
$I_F$	Forward Input Current CLK All Other Inputs <sup>3</sup>		-2.0 -320	mA $\mu\text{A}$	$V_F = 0.45\text{V}$ $V_F = 0.45\text{V}$
$I_R$	Reverse Input Current <sup>3</sup>		40	$\mu\text{A}$	$V_R = V_{CC}$ (Note 1)
$V_{OL}$	Output Low Voltage SACK, XACK All Other Outputs		0.45 0.45	V V	$I_{OL} = 5\text{ mA}$ $I_{OL} = 3\text{ mA}$
$V_{OH}$	Output High Voltage SACK, XACK All Other Outputs	2.4 2.6		V V	$V_{IL} = 0.65\text{V}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$
$V_{IL}$	Input Low Voltage		0.8	V	$V_{CC} = 5.0\text{V}$ (Note 2)
$V_{IH1}$	Input High Voltage	2.0		V	$V_{CC} = 5.0\text{V}$
$V_{IH2}$	Option Voltage			V	(Note 4)
$C_{IN}$	Input Capacitance		30	pF	$F = 1\text{ MHz}$ $V_{BIAS} = 2.5\text{V}, V_{CC} = 5\text{V}$ $T_A = 25^\circ\text{C}$

**NOTES:**

- $I_R = 200\mu\text{A}$  for pin 37 (CLK) for external clock mode.
- For test mode RD & WR must be held at GND.
- Except for pin 36.
- 8202A-1 and 8202A-3 supports both OP<sub>1</sub> and OP<sub>2</sub>. 8202A only supports OP<sub>2</sub>.




**A.C. CHARACTERISTICS**
 $T_A = 0^\circ\text{C to } 70^\circ\text{C}, V_{CC} = 5\text{V} \pm 10\%, V_{CC} = 5\text{V} \pm 5\%$  for 8202A-3

 Measurements made with respect to  $\overline{\text{RAS}}_0$ - $\overline{\text{RAS}}_3$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OUT}}_0$ - $\overline{\text{OUT}}_6$  are at 2.4V and 0.8V. All other pins are measured at 1.5V. All times are in nsec.


Symbol	Parameter	Min	Max	Notes
t <sub>p</sub>	Clock Period	40	54	
t <sub>PH</sub>	External Clock High Time	20		
t <sub>PL</sub>	External Clock Low Time—above (>) 20 mHz	17		
t <sub>PL</sub>	External Clock Low Time—below (<) 20 mHz	20		
t <sub>RC</sub>	Memory Cycle Time	10t <sub>p</sub> - 30	12t <sub>p</sub>	4, 5
t <sub>REF</sub>	Refresh Time (128 cycles—16K mode)	264t <sub>p</sub>	288t <sub>p</sub>	
t <sub>RP</sub>	$\overline{\text{RAS}}$ Precharge Time	4t <sub>p</sub> - 30		
t <sub>RSH</sub>	$\overline{\text{RAS}}$ Hold After $\overline{\text{CAS}}$	5t <sub>p</sub> - 30		3
t <sub>ASR</sub>	Address Setup to $\overline{\text{RAS}}$	t <sub>p</sub> - 30		3
t <sub>RAH</sub>	Address Hold From $\overline{\text{RAS}}$	t <sub>p</sub> - 10		3
t <sub>ASC</sub>	Address Setup to $\overline{\text{CAS}}$	t <sub>p</sub> - 30		3
t <sub>CAH</sub>	Address Hold from $\overline{\text{CAS}}$	5t <sub>p</sub> - 20		3
t <sub>CAS</sub>	$\overline{\text{CAS}}$ Pulse Width	5t <sub>p</sub> - 10		
t <sub>WCS</sub>	$\overline{\text{WE}}$ Setup to $\overline{\text{CAS}}$	t <sub>p</sub> - 40		
t <sub>WCH</sub>	$\overline{\text{WE}}$ Hold After $\overline{\text{CAS}}$	5t <sub>p</sub> - 35		8
t <sub>RS</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , ALE, REFRQ delay from $\overline{\text{RAS}}$	5t <sub>p</sub>		
t <sub>MRP</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ setup to $\overline{\text{RAS}}$	0		5
t <sub>RMS</sub>	REFRQ setup to $\overline{\text{RD}}$ , $\overline{\text{WR}}$	2t <sub>p</sub>		
t <sub>RMP</sub>	REFRQ setup to $\overline{\text{RAS}}$	2t <sub>p</sub>		5
t <sub>PCS</sub>	$\overline{\text{PCS}}$ Setup to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , ALE	20		
t <sub>AL</sub>	S1 Setup to ALE	15		
t <sub>LA</sub>	S1 Hold from ALE	30		
t <sub>CR</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , ALE to $\overline{\text{RAS}}$ Delay	t <sub>p</sub> + 30	2t <sub>p</sub> + 70	2
t <sub>CC</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , ALE to $\overline{\text{CAS}}$ Delay	3t <sub>p</sub> + 25	4t <sub>p</sub> + 85	2
t <sub>SC</sub>	CMD Setup to Clock	15		1
t <sub>MRS</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ setup to REFRQ	5		
t <sub>CA</sub>	$\overline{\text{RD}}$ , $\overline{\text{WR}}$ , ALE to $\overline{\text{SACK}}$ Delay		2t <sub>p</sub> + 47	2, 9
t <sub>CX</sub>	$\overline{\text{CAS}}$ to $\overline{\text{XACK}}$ Delay	5t <sub>p</sub> - 25	5t <sub>p</sub> + 20	
t <sub>CS</sub>	$\overline{\text{CAS}}$ to $\overline{\text{SACK}}$ Delay	5t <sub>p</sub> - 25	5t <sub>p</sub> + 40	2, 10
t <sub>ACK</sub>	$\overline{\text{XACK}}$ to $\overline{\text{CAS}}$ Setup	10		
t <sub>XW</sub>	$\overline{\text{XACK}}$ Pulse Width	t <sub>p</sub> - 25		7
t <sub>CK</sub>	$\overline{\text{SACK}}$ , $\overline{\text{XACK}}$ turn-off Delay		35	
t <sub>KCH</sub>	CMD Inactive Hold after $\overline{\text{SACK}}$ , $\overline{\text{XACK}}$	10		
t <sub>LL</sub>	REFRQ Pulse Width	20		
t <sub>CHS</sub>	CMD Hold Time	30		11
t <sub>RRFR</sub>	REFRQ to $\overline{\text{RAS}}$ Delay		4t <sub>p</sub> + 100	6
t <sub>WW</sub>	$\overline{\text{WR}}$ to $\overline{\text{WE}}$ Delay	0	50	8
t <sub>AD</sub>	CPU Address Delay	0	40	3

**WAVEFORMS**

**Normal Read or Write Cycle**




**Advanced Read Mode**




WAVEFORMS (cont'd)

Memory Compatibility Timing




Write Cycle Timing




**WAVEFORMS (cont'd)**

**Read or Write Followed By External Refresh**




**External Refresh Followed By Read or Write**



**WAVEFORMS (cont'd)**

**Clock And System Timing**




**Table 2 8202A Output Test Loading.**

Pin	Test Load
$\overline{SACK}$ , $\overline{XACK}$	$C_L = 30 \text{ pF}$
$\overline{OUT_0} - \overline{OUT_6}$	$C_L = 160 \text{ pF}$
$\overline{RAS_0} - \overline{RAS_3}$	$C_L = 60 \text{ pF}$
$\overline{WE}$	$C_L = 224 \text{ pF}$
$\overline{CAS}$	$C_L = 320 \text{ pF}$

**NOTES:**

- $t_{SC}$  is a reference point only. ALE,  $\overline{RD}$ ,  $\overline{WR}$ , and REFREQ inputs do not have to be externally synchronized to 8202A clock.
- If  $t_{RS}$  min and  $t_{MS}$  min are met then,  $t_{CA}$ ,  $t_{CR}$ , and  $t_{CC}$  are valid, otherwise  $t_{CS}$  is valid.
- $t_{ASR}$ ,  $t_{RAH}$ ,  $t_{ASC}$ ,  $t_{CAH}$ , and  $t_{RSH}$  depend upon B0-B1 and CPU address remaining stable throughout the memory cycle. The address inputs are not latched by the 8202A.
- For back-to-back refresh cycles,  $t_{RC} \text{ max} = 13t_P$
- $t_{RC} \text{ max}$  is valid only if  $t_{RMP} \text{ min}$  is met (READ, WRITE followed by REFRESH) or  $t_{MRP} \text{ min}$  is met (REFRESH followed by READ, WRITE).
- $t_{RR}$  is valid only if  $t_{RS} \text{ min}$  and  $t_{RMS} \text{ min}$  are met
- $t_{XW} \text{ min}$  applies when  $\overline{RD}$ ,  $\overline{WR}$  has already gone high. Otherwise  $\overline{XACK}$  follows  $\overline{RD}$ ,  $\overline{WR}$ .
- $\overline{WE}$  goes high according to  $t_{WCH}$  or  $t_{WW}$ , whichever occurs first.

**A.C. TESTING LOAD CIRCUIT**





- $t_{CA}$  applies only when in normal  $\overline{SACK}$  mode.
- $t_{CS}$  applies only when in delayed  $\overline{SACK}$  mode.
- $t_{CHS}$  must be met only to ensure a  $\overline{SACK}$  active pulse when in delayed  $\overline{SACK}$  mode.  $\overline{XACK}$  will always be activated for at least  $t_{XW}$  ( $t_P - 25 \text{ nS}$ ). Violating  $t_{CHS} \text{ min}$  does not otherwise affect device operation.

The typical rising and falling characteristic curves for the  $\overline{\text{OUT}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  output buffers can be used to determine the effects of capacitive loading on the A.C.

Timing Parameters. Using this design tool in conjunction with the timing waveforms, the designer can determine typical timing shifts based on system capacitive load.

**A.C. CHARACTERISTICS FOR DIFFERENT CAPACITIVE LOADS**



**NOTE:**

Use the Test Load as the base capacitance for estimating timing shifts for system critical timing parameters.

**MEASUREMENT CONDITIONS:**

$T_A = 25^\circ\text{C}$  Pins not measured are loaded with the Test Load capacitance.  
 $V_{CC} = +5\text{V}$   
 $t_p = 50 \text{ ns}$

Example: Find the effect on  $t_{CR}$  and  $t_{CC}$  using 64 2118 Dynamic RAMs configured in 4 banks.

1. Determine the typical RAS and CAS capacitance:  
From the data sheet RAS = 4 pF and CAS = 4 pF.  
∴ RAS load = 64 pF + board capacitance.  
CAS load = 256 pF + board capacitance.  
Assume 2 pF/in (trace length) for board capacitance.

2. From the waveform diagrams, we determine that the falling edge timing is needed for  $t_{CR}$  and  $t_{CC}$ . Next find the curve that *best* approximates the test load; i.e., 68 pF for RAS and 330 pF for CAS.
3. If we use 72 pF for RAS loading, then the  $t_{CR}$  (max.) spec should be increased by *about* 1 ns. Similarly if we use 288 pF for CAS, then  $t_{CC}$  (min.) and (max.) should decrease about 1 ns.