

Advance Information

February 1996

DESCRIPTION

The 33R3750A is a custom designed BiCMOS integrated circuit. It contains the servo algebra functions and the channel preamplifier for an optical disk drive system. It is available in a 32-Lead TQFP package.

FEATURES

GENERAL

- Power supply range (4.5 to 5.5V)
- Low power operation (250 mW typical @ 5V)
- Small footprint 32-Lead TQFP package

SERVO


- 1 MHz bandwidth
- Low impedance input buffer with nominal 4X gain

- SUM signal used to detect media defects
- Servo algebra signals used for optical alignment, seeking, focusing, and track following: Alignment Error Signal (AES), Tracking Error Signal (TES), Focus Error Signal (FES)

CHANNEL

- 40 MHz bandwidth
- Switching time between ROM and MO 100 ns (max)
- Control lines for switching between ROM and MO modes and for gain selection
- Differential ROM/MO signal output

BLOCK DIAGRAM



8-73

FUNCTIONAL DESCRIPTION

SERVO OVERVIEW

The input currents IA, IB, IC, and ID from the quad detector are used to generate the servo FES, TES, SUM, and AES signals. The AES signal is used to align the quad detector during optical head assembly.

Buffer / Sum / Peak Detect

The Buffer circuit provides a low input impedance to the quad input signals from the photo detectors. It has a minimum bandwidth of 1 MHz and nominal gain of 4X.

The SUM signal represents the summation of IA, IB, IC, and ID with a gain of 4X. It will be used to detect media defects.

Servo Algebra

The servo algebra signals required for optical alignment, seeking, focusing, and track following are generated from a quad detector, differential amplifiers, summing amplifiers and dividers. The divider is implemented by using logarithm and anti-logarithm circuitries. The servo algebra signals include: Focus Error Signal (FES), Tracking Error Signal (TES), and Alignment Error Signal (AES). These signals are referenced to PGND.

 $V_{FES} = VCC/2 + FGAIN x[(D-A) / (D+A) + (B-C) / (B+C)]$ where FGAIN is the voltage at pin 13

 $V_{TES} = VCC/2 + 5TGAIN x[(B+C)-(A+D)]/(A+B+C+D)]$

 $V_{AES} = VCC/2 + 5AGAIN x[(A+B)-(C+D)]/(A+B+C+D)]$ where TGAIN is the voltage at pin 11, AGAIN is the voltage at pin 19

· PGND (Common)

Refer to as Psuedo GND = VCC/2 $\pm 3\%$, and capable of stable operation for CL \leq .01 μF .

Syref

Refer to as Servo reference voltage. 1.5V ± 5%

TABLE 1: Input Contrast

	FES	TES	AES
Input Contrast	$\left(\frac{D-A}{D+A}\right)+\left(\frac{B-C}{B+C}\right)$	$\frac{(B+C)-(A+D)}{A+B+C+D}$	$\frac{(A+B)-(C+D)}{A+B+C+D}$

CHANNEL PREAMPLIFIER OVERVIEW

The channel section provides a minimum of 40 MHz bandwidth.

The MO data signal is generated by two photodetectors (D1 and D2). The photo-currents from D1 and D2 are converted to a voltage by the transimpedance amplifiers A1 and A2. The difference amplifier B2 generates the Magneto Optical signal, Vmo.

Vmo = K1 (Id1 - Id2)

where K1 = (transimpedance gain, R) (difference amplifier gain) with a value of 48 k Ω nominal.

The reflectivity signal (Vrom) is generated by the sum amplifier B1.

 $Vrom = K2 \times (id1 + id2)$

where K2 = (transimpedance gain, R)(summing amplifier gain) with a value of 6 k Ω nominal.

The digital I/O line ROM/MO controls the internal analog multiplexer for MO or ROM modes. The select lines ROM and MO control the ROM and MO signals into the multiplexer input respectively. The capacitors C1 and C2 maintain the DC component of the ROM and MO signals when they are disconnected from the multiplexer input (reference Table 2).

The GainSel line can change the overall gain by 3.0 times when asserted low, and the differential output is an open collector stage capable of driving a low impedance flex cable down to 100Ω single ended.

Cvref is the channel reference voltage = $1.5V \pm 5\%$.

Note: A 0.1 μ F capacitor at SVREF and CVREF to reduce noise is permitted.

MODE SELECT OVERVIEW

The following table contains the mode select lines which control the MO and ROM signals:

TABLE 2: Mode Select Lines

MO	ROM	ROM / MO	MODE
0	0	Х	ROM and MO disabled (DC on C1,C2 maintained)
0	1	1	ROM enabled (DC on C2 maintained)
1	0	0	MO enabled (DC on C1 maintained)

PIN DESCRIPTION

POWER SUPPLY PINS

NAME	TYPE	DESCRIPTION
VCC	-	+5V Supply
SGND	-	Servo Ground (see Note 1)
CGND	-	Channel Ground (see Note 1)

INPUT PINS

D1,D2	i	Data Detector 1,2. Photo detector inputs generating the MO and ROM signals.
DA,DB,DC,DD	1	Segments A,B,C,D of the Quad detectors.
GainSel	ı	Gain Select (TTL). A 1x or 3x (active low) gain may be selected.
ROM/MO	ı	ROM/MO Selection (TTL). A low level selects the MO signal through the multiplexer, and a high level selects the ROM signal.
ROM	ı	ROM Transient (TTL). A low level opens the ROM line.
МО	1	MO Transient (TTL). A low level opens the MO line.

Note 1: SGND and CGND are separate grounds on the chip. Both need external ground connections for proper operation.

PIN DESCRIPTION (continued)

OUTPUT PINS

NAME	TYPE	DESCRIPTION
SUM	0	Quad Sum Signal. The sum of the IA, IB, IC, and ID inputs.
AES	0	Alignment Error Signal. Servo function of the IA, IB, IC, and ID inputs. Referenced to PGND.
FES	0	Focus Error Signal. Servo function of the IA, IB, IC, and ID inputs. Referenced to PGND.
TES	0	Track Error Signal. Servo function of the IA, IB, IC, and ID inputs. Referenced to PGND.
PGND	0	Psuedo Ground. VCC/2 reference for servo.
±Sìg	0	Differential Data Outputs. ROM/MO signal output.
Cvref	0	Vref for Channel. Channel voltage reference.

ANALOG PINS

TGAIN	-	Tracking Gain. Controls the tracking gain variable in the TES signal.
FGAIN	-	Focus Gain. Controls the tracking gain variable in the FES signal.
AGAIN	-	Alignment Gain. Controls the tracking gain variable in the AES signal.
Svref	-	Vref for Servo. Reference for ROM and PKDET outputs.
C1 (CRP, CRN)	-	Rom AC Pole Cap. This hold the DC component of the ROM signal during MO operation.
C2 (CMP, CMN)	-	MO AC Pole Cap. This hold the DC component of the MO signal during ROM operation.

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device.

PARAMETER	RATING
Operating Temperature	0 to 70°C
Storage Temperature	-65 to 150°C
Junction Operating Temperature	135°C
Operating Supply Voltage	4.5V (min.), 5V (typ.), 5.5V (max.)
Maximum Supply Voltage	6V

RECOMMENDED OPERATING CONDITIONS

Unless otherwise specified, the recommended operating conditions are as follows: 4.5V < Vcc < 5.5V

Ambient Temperature		0°C < Ta < 70°C
Junction Operating Temperature	Tj	25°C < Tj < 135°C

Currents flowing into the chip are positive. Current maximums are currents with the highest absolute value.

POWER SUPPLY CURRENT AND POWER DISSIPATION

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Operating Supply Current			50	62	mA
Total Module Power Dissipation at +5V			250	340	mW

INPUTS AND OUTPUTS

TTL COMPATIBLE INPUTS

Input low voltage	VIL	5V, 25°C	0	0.8	V
Input high voltage	VIH	5V, 25°C	2		V
Input low current	VIL	VIL = 0.8V		-0.4	mA
Input high current	VIH	VIH = 2.4V		100	μΑ

BUFFER CIRCUIT SPECIFICATIONS

Quad Input	IAQ, IBQ, ICQ, IDQ	0.3	1.6	40.0	μΑ
Current Gain to Output	IAb, IBb, ICb, IDb		4		Х
Gain Tracking from each Input			2		%
Bandwidth	Cin = 10 pF	1			MHz

SUM SIGNAL SPECIFICATIONS

Input from Buffer	IAb, IBb, ICb, IDb	1.2	6.4	160	μΑ
Bandwidth		1	· ·		MHz
Current Gain from Quad Input to Sum			4		X

ELECTRICAL SPECIFICATIONS (continued)

SERVO ALGEBRA SPECIFICATIONS

Psuedo Ground Level	≤10 nF capacitance IL ≤ 5 mA Measured in % of supply voltage	47	50	53	%
Svref (Servo Reference Voltage)	l∟ ≤ 1.5 mA	1.425	1.5	1.575	٧

FES SPECIFICATIONS (see Notes 2, 3 & 4)

Bandwidth		0.3 μA Quad Input (-3 dB)	100			kHz
Algebra Error	Linearity	DC to 100 kHz	-3	0	3	%
Offset		Reference to PGND				
		measured at 0.5 μA	-50	0	50	mV
		measured at 5 μA	-50	0	50	mV
Thermal Drift			-0.1	0.0	0.1	mV/°C
Output Voltage Diff pk - pk	•	Input contrast ±1.0 FGain setting = 0.50V		1.0		Vp-p

TES SPECIFICATIONS (see Notes 2, 3 & 4)

Bandwidth		0.3 μA Quad Input (-3 dB)	1			MHz
Algebra Error	Linearity	DC to 100 kHz	-3	0	3	%
Offset		Reference to PGND	7			
pk - pk		measured at 0.5 μA	-50	0	50	mV
		measured at 5 μA	-50	0	50	mV
Thermal Drift		-	-0.1	0	+0.1	mV/°C
Output Voltage Diff.		Input contrast ±0.25 TGain setting = 0.40V		1.0		Vp-p

AES SPECIFICATIONS (see Notes 2, 3 & 4)

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
Bandwidth		0.3 μA Quad Input (-3 dB)	1			MHz
Algebra Error	Linearity	DC to 100 kHz	-3	0	3	%
Offset		Reference to PGND				
		measured at 0.5 μA	-50	0	50	mV
		measured at 5 μA	-50	0	50	mV
Thermal Drift			-0.1	0.0	0.1	mV/°C
Output Voltage Diff. pk - pk		Input contrast ±0.25 TGain setting = 0.40V		1.0		Vp-p

Note 2: FES, TES, and AES provide an output of 1 Vp-p at 1 MHz without any slew rate distortion. The loading characteristic is CL = 30 pF and RL = 10 k Ω .

Note 3: All outputs have a minimum drive capability of 1 mA.

Note 4: Limits on Gain inputs: $0V \le V(FGAIN, TGAIN, AGAIN) \le 0.6V$.

CHANNEL SPECIFICATIONS

Overall Bandwidth	Cin = 4 pF, CL = 15 pF RL = 100Ω per side	40			MHz
Equiv. Input Noise Current (MO)	Cin = 4 pF, 20 MHz BW		2.5	3	pA/√Hz
Equiv. Input Noise Current (ROM)	Cin = 4 pF, 20 MHz BW		5.5	6.3	pA/√Hz
Overall MO Gain	Unity Gain Select	40.8	48	55.2	kΩ
Overall ROM Gain	Unity Gain Select	5.1	6	6.9	kΩ
DC Photocurrent Input (Id1 or Id2)		1.8		30	μА
AC Input Signal for ROM (per detector)		1.5		15	μА
MO Signal Input (Id1-Id2)		0.3		5	μА
CMRR of Diff. Amp.	20 MHz BW	25	30		dB
MO/ROM Output Range	20 MHz BW, < 3% THD	5	6		mA p-p
Output AC Load/Side			100		Ω
Volt. Droop of C1,C2 (C1 = C2 = 0.2 μF)				5	μV/μs
Gain Mismatch of Transimpedance Amps				2	%
MO to ROM Gain Ratio		7.6	8	8.4	Ω/Ω
Amplitude Response Ripple	20 MHz BW	-0.5	0.0	0.5	dB

CHANNEL SPECIFICATIONS (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Phase Response Ripple	20 MHz BW	-2	0	2	٥
Switching Time	ROM/MO, ROM, MO			100	ns
Gain Ratio for GainSel			3		Х
Cross Talk from ROM to MO path at 10 MHz		35			dB
AC poles for C1 = C2	Max cap size = 0.7 μF		200	400	Hz
DC Bias at Detector Out	D1 and D2		0.7	0.9	٧
PSRR	Over 10 MHz	35	40		dB

Note: The above specifications are for the operating voltage and temperature range unless otherwise stated.





FIGURE 1: Applications Diagram

PACKAGE PIN DESIGNATIONS

(Top View)



32-Lead TQFP

CAUTION: Use handling procedures necessary for a static sensitive component.

Advance Information: Indicates a product still in the design cycle, and any specifications are based on design goals only. Do not use for final design.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX (714) 573-6914