

SYNCHRONOUS GRAPHICS RAM SODIMM

MT2LG25664(K)H, MT4LG51264(K)H

For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/datasheet.html

FEATURES

- JEDEC pinout in a 144-pin, small-outline, dual in-line memory module (SODIMM)
- 2MB (256K x 64) and 4MB (512K x 64)
- Fully synchronous; all signals registered on positive edge of system clock
- Single +3.3V ±0.3V power supply
- LVTTTL-compatible inputs and outputs
- Internal pipelined operation; column address can be changed every clock cycle
- Programmable burst lengths: 1, 2, 4, 8 or full page
- Block Write and Write-Per-Bit Modes
- Independent byte operation via DQM0-DQM7
- Auto Precharge and Auto Refresh Modes
- 17ms, 1,024-cycle refresh
- Optional serial presence-detect (SPD)

OPTIONS

- Frequency
 - 125 MHz
 - 100 MHz
 - 83 MHz
- SPD
 - With SPD
 - Without SPD
- Package
 - 144-pin SODIMM (gold)

MARKING

-25
-10
-83

None
K
G

SGRAM COMPONENT KEY TIMING PARAMETERS

MODULE MARKING	SPEED GRADE	ACCESS TIME	SETUP TIME	HOLD TIME
-25	7ns	6ns	2ns	1ns
-10	8ns	6.5ns	2.5ns	1ns
-83	10ns	9ns	3ns	1ns

PART NUMBERS

PART NUMBER	CONFIGURATION	OPTIONS
MT2LG25664HG-xx	256K x 64	SPD
MT2LG25664KHG-xx	256K x 64	
MT4LG51264HG-xx	512K x 64	SPD
MT4LG51264KHG-xx	512K x 64	


xx = frequency

PIN ASSIGNMENT (Front View)

144-Pin Small-Outline DIMM

(1-7; 2MB)

(1-6; 4MB)



PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK
1	Vss	2	Vss	73	NC/CLK1*	74	CLK0
3	DQ63	4	DQ62	75	Vdd	76	Vdd
5	DQ61	6	DQ60	77	RSVD	78	RSVD
7	DQ59	8	DQ58	79	NC (A11)	80	NC (A10)
9	DQ57	10	DQ56	81	BA0 (A9)	82	A8
11	Vdd	12	Vdd	83	A7	84	A6
13	DQ55	14	DQ54	85	Vss	86	Vss
15	DQ53	16	DQ52	87	A5	88	A4
17	DQ51	18	DQ50	89	A3	90	A2
19	DQ49	20	DQ48	91	A1	92	A0
21	Vss	22	Vss	93	Vdd	94	Vdd
23	DQMB7	24	DQMB6	95	DQ31	96	DQ30
25	DQMB5	26	DQMB4	97	DQ29	98	DQ28
27	Vdd	28	Vdd	99	DQ27	100	DQ26
29	DQ47	30	DQ46	101	DQ25	102	DQ24
31	DQ45	32	DQ44	103	Vss	104	Vss
33	DQ43	34	DQ42	105	DQ23	106	DQ22
35	DQ41	36	DQ40	107	DQ21	108	DQ20
37	Vss	38	Vss	109	DQ19	110	DQ18
39	DQ39	40	DQ38	111	DQ17	112	DQ16
41	DQ37	42	DQ36	113	Vdd	114	Vdd
43	DQ35	44	DQ34	115	DQMB3	116	DQMB2
45	DQ33	46	DQ32	117	DQMB1	118	DQMB0
47	Vdd	48	Vdd	119	Vss	120	Vss
49	RSVD	50	RSVD	121	DQ15	122	DQ14
51	RSVD	52	RSVD	123	DQ13	124	DQ12
53	RSVD	54	RSVD	125	DQ11	126	DQ10
55	Vss	56	Vss	127	DQ9	128	DQ8
57	DSF	58	RFU	129	Vdd	130	Vdd
59	RFU	60	RFU	131	DQ7	132	DQ6
61	RFU	62	SA0/NC**	133	DQ5	134	DQ4
63	Vdd	64	Vdd	135	DQ3	136	DQ2
65	NC/CS1#*	66	CS0#	137	DQ1	138	DQ0
67	RAS#	68	CAS#	139	Vss	140	Vss
69	WE#	70	CKE	141	SDA/NC**	142	SCL/NC**
71	Vss	72	Vss	143	Vdd	144	Vdd

* 4MB version only

** K version only

NOTE: Pin symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

GENERAL DESCRIPTION

The MT2LG25664(K)H and MT4LG51264(K)H SGRAM modules are high-speed CMOS, dynamic random-access 2MB and 4MB memories organized in a small-outline, x64 configuration.

Read and write accesses to the modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA selects the bank, A0-A8 select the row). Then the address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

These modules provide for programmable READ or WRITE burst lengths of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the $2n$ rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing the alternate bank will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

Synchronous graphics RAMs (SGRAMs) differ from synchronous DRAMs (SDRAMs) by providing an eight-column BLOCK WRITE function and a MASKED WRITE (or WRITE-PER-BIT) function to accommodate high-performance graphics applications. The BLOCK WRITE and MASKED WRITE functions may be combined with individual byte enables (DQ mask or DQM pins).

The CMOS dynamic memory structure of these modules is designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTTL-compatible. (Refer to the MT41LC256K32D4 SGRAM data sheet for additional information on SGRAM functionality.)

RESISTOR STRAPPING DETECTION

Three resistor straps are used to indicate the module frequency and timing. Table 1 shows the settings. A logic LOW (i.e., 0) indicates that the strapping resistor is tied to ground (V_{SS}). A logic HIGH (i.e., 1) indicates that the strapping resistor is tied to V_{DD} .


Table 1

MODULE FREQUENCY	DQ31	DQ30	DQ29
125 MHz	0	1	1
100 MHz	0	1	0
83 MHz	0	0	1


SERIAL PRESENCE-DETECT OPERATION

These modules can also incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various DRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(0), which provide two unique DIMM/EEPROM addresses.

**FUNCTIONAL BLOCK DIAGRAM
MT2LG25664(K)H (2MB)**



**FUNCTIONAL BLOCK DIAGRAM
MT4LG51264(K)H (4MB)**



NOTE: All resistor values are 10 ohms unless otherwise specified.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
74, 73	CLK0, CLK1	Input	Clock: CLK is driven by the system clock. All SGRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.
70	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. After both banks are precharged, deactivating the clock provides power-down mode and self refresh mode. CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. CKE may be tied HIGH.
66, 65	CS0#, CS1#	Input	Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.
67-69, 57	RAS#, CAS# WE#, DSF	Input	Command Inputs: RAS#, WE#, CAS# and DSF define the command being entered.
23-26, 115-118	DQMB0- DQMB7	Input	Input/Output Mask: DQMB0-DQMB3 are byte-specific, nonpersistent I/O buffer controls. The I/O buffers are placed in a High-Z state when DQMB is sampled HIGH. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. Output data is masked (two-clock latency) when DQMB is sampled HIGH during a READ cycle. DQMB0 masks DQ0-DQ7, DQMB1 masks DQ8-DQ15, DQMB2 masks DQ16-DQ23, and DQMB3 masks DQ24-DQ31. This pattern repeats for the remaining DQMBs.
81	BA0	Input	Bank Address: BA0 defines to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. BA0 is also used to program the tenth bit of the Mode and Special Mode Registers.
82-84, 87-92	A0-A8	Input	Address Inputs: A0-A8 are sampled during the ACTIVE command (row-address A0-A8) and READ/WRITE command (column-address A0-A7, with A8 defining AUTO PRECHARGE) to select one location out of the memory array available in the respective bank. A8 is sampled during a PRECHARGE command to determine if both banks are to be precharged (A8 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER or LOAD SPECIAL MODE REGISTER command.
3-10, 13-20, 29-36, 39-46, 95-102, 105-112, 121-128, 131-138	DQ0-DQ63	Input/ Output	Data I/O: Data bus. The I/Os are byte-maskable during READs and WRITEs. The DQs also serve as column/byte mask inputs during BLOCK WRITEs.
141	SDA	Input/ Output	Serial Presence-Detect Data. SDA is a bidirectional pin used to transfer addresses and data into and out of the presence-detect portion of the module.
142	SCL	Input	Serial Clock for Presence-Detect. SCL is used to synchronize the presence-detect data transfer to and from the module.
62	SA0	Input	Presence-Detect Address Input. This pin is used to configure the presence-detect device.

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
11, 12, 27, 28, 47, 48, 63, 64, 75, 76, 93, 94, 113, 114, 129, 130, 143, 144	V _{DD}	Supply	Power Supply: +3.3V ±0.3V.
1, 2, 21, 22, 37, 38, 55, 56, 71, 72, 85, 86, 103, 104, 119, 120, 139, 140	V _{SS}	Supply	Ground.
58-61	RFU	–	Reserved for Future Use: These pins should be left unconnected.
49-54, 77, 78	RSVD	–	RSVD: These pins are reserved.

SPD CLOCK AND DATA CONVENTIONS

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.


SPD STOP CONDITION

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.


SPD ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).


The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.



**Figure 1
DATA VALIDITY**




**Figure 2
DEFINITION OF START AND STOP**



**Figure 3
ACKNOWLEDGE RESPONSE FROM RECEIVER**

**FUNCTIONAL BLOCK DIAGRAM
MT4LG51264H (4MB)**



NOTE: All resistor values are 10 ohms unless otherwise specified.

SERIAL PRESENCE-DETECT MATRIX

BYTE	DESCRIPTION	ENTRY (VERSION)	SYMBOL	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	HEX
0	NUMBER OF BYTES USED BY MICRON	128		1	0	0	0	0	0	0	0	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256		0	0	0	0	1	0	0	0	08
2	MEMORY TYPE	SGRAM		0	0	0	0	0	1	1	0	06
3	NUMBER OF ROW ADDRESSES	9		0	0	0	0	1	0	0	1	09
4	NUMBER OF COLUMN ADDRESSES	8		0	0	0	0	1	0	0	0	08
5	NUMBER OF BANKS	1 (2MB) 2 (4MB)		0 0	0 0	0 0	0 0	0 0	0 0	0 1	1 0	01 02
6	MODULE DATA WIDTH	64		0	1	0	0	0	0	0	0	40
7	MODULE DATA WIDTH (continued)	0		0	0	0	0	0	0	0	0	00
8	MODULE VOLTAGE INTERFACE LEVELS	LVTTL		0	0	0	0	0	0	0	1	01
9	SGRAM CYCLE TIME (CAS LATENCY = 3)	7 (-25) 8 (-10) 10 (-83)	^t CK	0 1 1	1 0 0	1 0 1	1 0 0	0 0 0	0 0 0	0 0 0	0 0 0	70 80 A0
10	SGRAM ACCESS FROM CLK (CAS LATENCY = 3)	6 (-25) 6.5 (-10) 9 (-83)	^t AC	0 0 1	1 1 0	1 1 0	0 0 1	0 0 0	0 1 0	0 0 0	0 1 0	60 65 90
11	MODULE CONFIGURATION TYPE	NONPARITY		0	0	0	0	0	0	0	0	00
12	REFRESH RATE/TYPE	15.6μs/SELF		1	0	0	0	0	0	0	0	80
13	SGRAM WIDTH (PRIMARY SGRAM)	32		0	0	1	0	0	0	0	0	20
14	ERROR CHECKING SGRAM DATA WIDTH	0		0	0	0	0	0	0	0	0	00
15	MIN. CLOCK DELAY FROM BACK-TO-BACK RANDOM COLUMN ADDRESSES	1	^t CCD	0	0	0	0	0	0	0	1	01
16	BURST LENGTHS SUPPORTED	1, 2, 4, 8, PAGE		1	0	0	0	1	1	1	1	8F
17	NUMBER OF BANKS ON SGRAM DEVICE	2		0	0	0	0	0	0	1	0	02
18	CAS LATENCIES SUPPORTED	2, 3		0	0	0	0	0	1	1	0	06
19	CS LATENCY	0		0	0	0	0	0	0	0	1	01
20	WE LATENCY	0		0	0	0	0	0	0	0	1	01
21	SGRAM MODULE ATTRIBUTES	NONBUFFERED		0	0	0	0	0	0	0	0	00
22	SGRAM DEVICE ATTRIBUTES: GENERAL	CE		1	1	0	0	1	1	1	0	CE
23	SGRAM CYCLE TIME (CAS LATENCY = 2)	12 (-25) 12 (-10) 15 (-83)	^t CK	1 1 1	1 1 1	0 0 1	0 0 1	0 0 0	0 0 0	0 0 0	0 0 0	C0 C0 F0
24	SGRAM ACCESS FROM CLK (CAS LATENCY = 2)	6 (-25) 6.5 (-10) 9 (-83)	^t AC	0 0 1	1 1 0	1 1 0	0 0 1	0 0 0	0 1 0	0 0 0	0 1 0	60 65 90
25	SGRAM CYCLE TIME (CAS LATENCY = 1)	-	^t CK	0	0	0	0	0	0	0	0	00
26	SGRAM ACCESS FROM CLK (CAS LATENCY = 1)	-	^t AC	0	0	0	0	0	0	0	0	00
27	MINIMUM ROW PRECHARGE TIME (^t RP)	21 (-25) 24 (-10) 30 (-83)	^t RP	0 0 0	0 0 0	0 0 0	1 1 1	0 1 1	1 0 1	0 0 1	1 0 0	15 18 1E
28	MINIMUM ROW ACTIVE TO ROW ACTIVE	14 (-25) 16 (-10) 20 (-83)	^t RRD	0 0 0	0 0 0	0 0 0	0 1 1	1 0 0	1 0 1	1 0 0	0 0 0	0E 10 14

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."

SERIAL PRESENCE-DETECT MATRIX (continued)

BYTE	DESCRIPTION	ENTRY (VERSION)	SYMBOL	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	HEX
29	MINIMUM RAS# TO CAS# DELAY	20 (-25)	^t RCD	0	0	0	1	0	1	0	0	14
		20 (-10)		0	0	0	1	0	1	0	0	14
		24 (-83)		0	0	0	1	1	0	0	0	18
30	MINIMUM RAS# PULSE WIDTH	49 (-25)	^t RAS	0	0	1	1	0	0	0	1	31
		56 (-10)		0	0	1	1	1	0	0	0	38
		60 (-83)		0	0	1	1	1	1	1	0	3C
31	MODULE BANK DENSITY	2MB		1	0	0	0	0	0	0	0	80
32	ADDRESS AND COMMAND SETUP TIME	2 (-25)	^t AS,	0	0	1	0	0	0	0	0	20
		2.5 (-10)	^t CMS	0	0	1	0	0	1	0	1	25
		3 (-83)		0	0	1	1	0	0	0	0	30
33	ADDRESS AND COMMAND HOLD TIME	1	^t AH, ^t CMH	0	0	0	1	0	0	0	0	10
34	DATA INPUT SETUP TIME	2 (-25)	^t DS	0	0	1	0	0	0	0	0	20
		2.5 (-10)		0	0	1	0	0	1	0	1	25
		3 (-83)		0	0	1	1	0	0	0	0	30
35	DATA INPUT HOLD TIME	1	^t DH	0	0	0	1	0	0	0	0	10
36	BLOCK WRITE COLUMNS SUPPORTED	8		0	0	0	0	0	0	1	1	03
37-61	RESERVED			0	0	0	0	0	0	0	0	00
62	SPD REVISION	REV. 0		0	0	0	0	0	0	0	0	00
63	CHECKSUM FOR BYTES 0-62	2MB -25		0	0	1	0	0	0	0	1	21
		2MB -10		0	1	0	1	0	0	0	1	51
		2MB -83		0	0	0	1	1	1	1	1	1F
		4MB -25		0	0	1	0	0	0	1	0	22
		4MB -10		0	1	0	1	0	0	1	0	52
4MB -83		0	0	1	0	0	0	0	0	20		
64	MANUFACTURER'S JEDEC ID CODE	MICRON		0	0	1	0	1	1	0	0	2C
65-71	MANUFACTURER'S JEDEC ID CODE (CONT.)			1	1	1	1	1	1	1	1	FF
72	MANUFACTURING LOCATION			0	0	0	0	0	0	0	1	01
				0	0	0	0	0	0	1	0	02
				0	0	0	0	0	0	1	1	03
				0	0	0	0	0	0	1	0	04
73-90	MODULE PART NUMBER (ASCII)			x	x	x	x	x	x	x	x	x
91	PCB REVISION CODE	A		0	0	0	0	0	0	0	1	01
		B		0	0	0	0	0	0	1	0	02
		C		0	0	0	0	0	0	1	1	03
		D		0	0	0	0	0	0	1	0	04
92	REVISION CODE (CONT.)	0		0	0	0	0	0	0	0	0	00
93	YEAR OF MANUFACTURE IN BCD			x	x	x	x	x	x	x	x	x
94	WEEK OF MANUFACTURE IN BCD			x	x	x	x	x	x	x	x	x
95-98	MODULE SERIAL NUMBER			x	x	x	x	x	x	x	x	x
99-127	MANUFACTURE SPECIFIC DATA (RSVD)			-	-	-	-	-	-	-	-	-

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."
 2. x = Variable Data.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{DD} Supply Relative to V_{SS} -1V to +4.6V
 Voltage on Inputs or I/O Pins
 Relative to V_{SS} -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 2W

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Note: 1) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
SUPPLY VOLTAGE	V _{DD}	3.0	3.6	V		
INPUT HIGH VOLTAGE: Logic 1; All inputs	V _{IH}	2.0	V _{DD} + 0.3	V	18	
INPUT LOW VOLTAGE: Logic 0; All inputs	V _{IL}	-0.3	0.8	V	18	
INPUT LEAKAGE CURRENT: Any input 0V ≤ V _{IN} ≤ V _{DD} (All other pins not under test = 0V)	CS0#-CS1#, CLK0-CLK1, DQMB0-DQMB7	I _{I1}	-4	4	μA	
	All other inputs	I _{I2}	-8	8	μA	14
OUTPUT LEAKAGE CURRENT: DQs are disabled; 0V ≤ V _{OUT} ≤ V _{DD}	I _{OZ}	-10	10	μA	14	
OUTPUT LEVELS: Output High Voltage (I _{OUT} = -2mA) Output Low Voltage (I _{OUT} = 2mA)	V _{OH}	2.4	–	V		
	V _{OL}	–	0.4	V		

I_{CC} SPECIFICATIONS AND MAXIMUM LIMITS

(Notes: 1, 8, 13) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-25	-10	-83		
STANDBY CURRENT: Power-Down Mode; CKE ≤ V _{IL} (MAX); Both banks idle	I _{CC1}	2MB	4	4	4	mA	
		4MB	8	8	8		
STANDBY CURRENT: CS# ≥ V _{IH} (MIN); t _{CK} ≥ t _{CK} (MIN); CKE ≥ V _{IH} (MIN); Both banks idle	I _{CC2}	2MB	130	110	100	mA	3, 4
		4MB	260	220	200		
STANDBY CURRENT: CS# ≥ V _{IH} (MIN); t _{CK} ≥ t _{CK} (MIN); CKE ≥ V _{IH} (MIN); Both banks active after t _{RCD} met	I _{CC3}	2MB	150	130	120	mA	3, 4
		4MB	300	260	240		
AUTO REFRESH CURRENT: t _{RC} = t _{RC} (MIN)	I _{CC4}	2MB	340	280	240	mA	4
		4MB	680	560	480		
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; t _{RC} ≥ t _{RC} (MIN); One bank active	I _{CC5}	2MB	360	320	290	mA	3, 4
		4MB	364	324	294		
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; t _{RC} ≥ t _{RC} (MIN); Two banks active	I _{CC6}	2MB	600	520	440	mA	3, 4
		4MB	604	524	444		
OPERATING CURRENT: Burst Mode; Full-page burst after t _{RCD} met READ or WRITE; t _{CK} ≥ t _{CK} (MIN); Other bank idle	I _{CC7}	2MB	460	400	360	mA	3, 4
		4MB	464	404	364		
OPERATING CURRENT: BLOCK WRITE; t _{CK} ≥ t _{CK} (MIN); t _{BWC} ≥ t _{BWC} (MIN); One bank active	I _{CC8}	2MB	350	320	290	mA	3, 4
		4MB	354	324	294		

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		2MB	4MB		
Input Capacitance: A0-A8, BA0	C _{I1}	12	24	pF	2
Input Capacitance: RAS#, CAS#, WE#, CE, DSF	C _{I2}	14	28	pF	2
Input Capacitance: CS0#, CS1#, CLK0, CLK1	C _{I3}	14	14	pF	2
Input Capacitance: DQMB0-DQMB7	C _{I4}	8	16	pF	2
Input Capacitance: SCL, SA0	C _{I5}	6	6	pF	2
Input/Output Capacitance: DQ0-DQ63, SDA	C _{I0}	9	18	pF	2

SGRAM COMPONENT* AC ELECTRICAL CHARACTERISTICS

(Notes: 6, 7, 8, 9, 10, 12, 19) Listed alphabetically by symbol subscript.

AC CHARACTERISTICS		-25		-10		-83		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX		
Access time from CLK (positive edge)	t [†] AC		6		6.5		9	ns	
Address hold time	t [†] AH	1		1		1		ns	
Address setup time	t [†] AS	2		2.5		3		ns	
BLOCK WRITE to PRECHARGE delay	t [†] BPL	3		3		3		t [†] CK	
BLOCK WRITE cycle time	t [†] BWC	2		2		2		t [†] CK	
CLK high level width	t [†] CH	3		3		3.5		ns	
System clock cycle time	CL = 3	t [†] CK	7	8		10		ns	
	CL = 2	t [†] CK	12	12		15		ns	
CKE hold time	t [†] CKH	1		1		1		ns	
CKE setup time	t [†] CKS	2.5		2.5		3		ns	
CLK low level width	t [†] CL	3		3		3.5		ns	
CS#, RAS#, CAS#, WE#, DSF, DQM hold time	t [†] CMH	1		1		1		ns	
CS#, RAS#, CAS#, WE#, DSF, DQM setup time	t [†] CMS	2		2.5		3		ns	
Data-in hold time	t [†] DH	1		1		1		ns	
Data-in setup time	t [†] DS	2		2.5		3		ns	
Data-out high-impedance time	t [†] HZ		6		6.5		10	ns	11
Data-out low-impedance time	t [†] LZ	1		1		2		ns	
LOAD MODE REGISTER command to ACTIVE or REFRESH command	t [†] MRD	2		2		2		t [†] CK	
Data-out hold time	t [†] OH	2.5		3		3		ns	
ACTIVE to PRECHARGE command period	t [†] RAS	49	120,000	56	120,000	60	120,000	ns	
AUTO REFRESH and ACTIVE to ACTIVE command period	t [†] RC	70		80		90		ns	
ACTIVE to READ, WRITE or BLOCK WRITE delay	t [†] RCD	20		20		24		ns	
Refresh period (1,024 cycles)	t [†] REF		17		17		17	ms	
PRECHARGE command period	t [†] RP	21		24		30		ns	
ACTIVE bank A to ACTIVE bank B command period	t [†] RRD	14		16		20		ns	
LOAD SPECIAL MODE REGISTER command to ACTIVE or REFRESH command	t [†] SML	2		2		2		t [†] CK	
Transition time	t [†] T	1	30	1	30	1	30	ns	
WRITE recovery time	t [†] WR	2		2		2		t [†] CK	16
		12		15		15		ns	17
Exit SELF REFRESH to ACTIVE command	t [†] XSR	80		90		90		ns	

*Specifications for the SGRAM components used on the modules.

SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

 (Notes: 1) ($V_{DD} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	V_{DD}	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs	V_{IH}	$V_{DD} \times 0.7$	$V_{DD} + 0.5$	V	
INPUT LOW VOLTAGE: Logic 0; All inputs	V_{IL}	-1	$V_{DD} \times 0.3$	V	
OUTPUT LOW VOLTAGE: $I_{OUT} = 3mA$	V_{OL}	-	0.4	V	
INPUT LEAKAGE CURRENT: $V_{IN} = GND$ to V_{DD}	I_{LI}	-	10	μA	
OUTPUT LEAKAGE CURRENT: $V_{OUT} = GND$ to V_{DD}	I_{LO}	-	10	μA	
STANDBY CURRENT: SCL = SDA = $V_{DD} - 0.3V$; All other inputs = GND or $3.3V + 10\%$	I_{SB}	-	30	μA	
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	I_{CC}	-	2	mA	

SERIAL PRESENCE-DETECT EEPROM AC ELECTRICAL CHARACTERISTICS

 (Notes: 1) ($V_{DD} = +3.3V \pm 0.3V$)


PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	t_{AA}	0.3	3.5	μs	
Time the bus must be free before a new transition can start	t_{BUF}	4.7		μs	
Data-out hold time	t_{DH}	300		ns	
SDA and SCL fall time	t_F		300	ns	
Data-in hold time	$t_{HD:DAT}$	0		μs	
Start condition hold time	$t_{HD:STA}$	4		μs	
Clock HIGH period	t_{HIGH}	4		μs	
Noise suppression time constant at SCL, SDA inputs	t_I		100	ns	
Clock LOW period	t_{LOW}	4.7		μs	
SDA and SCL rise time	t_R		1	μs	
SCL clock frequency	f_{SCL}		100	KHz	
Data-in setup time	$t_{SU:DAT}$	250		ns	
Start condition setup time	$t_{SU:STA}$	4.7		μs	
Stop condition setup time	$t_{SU:STO}$	4.7		μs	
WRITE cycle time	t_{WRC}		10	ms	15

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{DD} = +3.3V$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open. Other inputs are allowed to transition no more than once in any 30ns period and are otherwise at valid V_{IH} or V_{IL} levels.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is ensured.
7. An initial pause of $100\mu\text{s}$ is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. The two AUTO REFRESH command wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 1\text{ ns}$.
9. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
10. Outputs measured at 1.4V with equivalent load:

The diagram shows an equivalent load circuit for an output pin labeled 'Q'. A 1.4V DC voltage source is connected to a 50Ω resistor. The other end of the resistor is connected to the output node 'Q'. From node 'Q', a 30pF capacitor is connected to ground.
11. t_{HZ} defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} . The last valid data element will meet t_{OH} before going High-Z.
12. AC timing tests have $V_{IL} = 0V$ and $V_{IH} = 3V$, with timing referenced to 1.4V crossover point.
13. I_{CC} specifications are tested after the device is properly initialized.
14. 2MB module values will be half of those shown.
15. The SPD EEPROM WRITE cycle time (t_{WR}) is the time from a valid stop condition to a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled. SDA remains HIGH due to the pull-up resistor, and the EEPROM does not respond to its slave address.
16. Auto precharge mode.
17. Precharge mode.
18. V_{IH} overshoot: $V_{IH}(\text{MAX}) = V_{DDQ} + 2V$ for a pulse width $\leq 10\text{ ns}$, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: $V_{IL}(\text{MIN}) = -2V$ for a pulse width $\leq 10\text{ ns}$, and the pulse width cannot be greater than one third of the cycle rate.
19. The clock frequency must remain constant during access or precharge states (READ, WRITE, including t_{WR} , and PRECHARGE commands). CKE may be used to reduce the data rate.

SPD EEPROM



**SERIAL PRESENCE-DETECT EEPROM
TIMING PARAMETERS**


SYMBOL	MIN	MAX	UNITS
t_{AA}	0.3	3.5	μs
t_{BUF}	4.7		μs
t_{DH}	300		ns
t_F		300	ns
$t_{HD:DAT}$	0		μs
$t_{HD:STA}$	4		μs

SYMBOL	MIN	MAX	UNITS
t_{HIGH}	4		μs
t_{LOW}	4.7		μs
t_R		1	μs
$t_{SU:DAT}$	250		ns
$t_{SU:STA}$	4.7		μs
$t_{SU:STO}$	4.7		μs

144-PIN SODIMM

I-7


FRONT VIEW



144-PIN SODIMM

I-6

FRONT VIEW



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.