

HIGH PERFORMANCE V52C8254	60	70	80
Max. $\overline{\text{RAS}}$ Access Time, (t_{RAC})	60 ns	70 ns	80 ns
Max. $\overline{\text{CAS}}$ Access Time, (t_{CAC})	15 ns	20 ns	25 ns
Max. Column Address Access Time, (t_{AA})	30 ns	35 ns	40 ns
Min. Fast Page Mode Cycle Time, (t_{PC})	40 ns	45 ns	50 ns
Min. Read/Write Cycle Time, (t_{RC})	120 ns	140 ns	150 ns
Max. Serial Access Time, (t_{SCA})	17 ns	17 ns	20 ns
Min. Serial Port Cycle Time, (t_{SCC})	22 ns	22 ns	25 ns

Features

- Organization
 - RAM Port: 262,144 words x 8 bits
 - SAM Port: 512 words x 8 bits
- RAM Port
 - Fast Page Mode, Read-Modify-Write
 - Nibble (4 bit) Write
 - Non-Persistent Write-Per-Bit
 - Block Write/Flash Write
 - 512 Refresh Cycles/8 ms
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, Hidden Refresh, $\overline{\text{RAS}}$ -only Refresh
- SAM Port
 - High Speed Serial Read/Write Capability
 - 512 Tap Locations
- RAM-SAM Bidirectional Transfer
 - Read/Write Transfer
 - Split Read/Write Transfer
- Low CMOS Standby Current – 10 mA
- Package
 - 40 pin 400 mil SOJ

Description

The V52C8254 VRAM is organized as 262,144-words by 8-bits dynamic random access memory (RAM) port and a 512-words by 8-bits static serial access memory (SAM) port. The V52C8254 supports three types of operations: random access to and from the RAM port, high speed serial access to and from the SAM port, and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally.


In addition to the conventional multiport video RAM operating modes, the V52C8254 features the nibble write mode, split read/write transfer and block/flash write mode.

The V52C8254 is fabricated in CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

Device Usage Chart

Operating Temperature Range	Package Outline	Access Time (ns)			Power	Temperature Mark
		60	70	80	Std	
0°C–70°C	K	•	•	•	•	Blank

Description	Pkg.	Pin Count
SOJ	K	40



40 Lead Pin Configuration

VDD	1	40	VSS
SC	2	39	SIO8
SIO1	3	38	SIO7
SIO2	4	37	SIO6
SIO3	5	36	SIO5
SIO4	6	35	SE
DT/OE	7	34	W8/IO8
W1/IO1	8	33	W7/IO7
W2/IO2	9	32	W6/IO6
W3/IO3	10	31	W5/IO5
W4/IO4	11	30	VSS
VSS	12	29	DSF
WBL/WEL	13	28	NC
RAS	14	27	CAS
A8	15	26	WBH/WEH
A7	16	25	A0
A6	17	24	A1
A5	18	23	A2
A4	19	22	A3
VDD	20	21	VSS

K - SOJ

Pin Names

Name	Description
A0-A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
DT/OE	Data Transfer/Output Enable
WBL/WEL	Write per Bit/Write Enable (lower 4 bits)
WBH/WEH	Write per Bit/Write Enable (higher 4 bits)
DSF	Special Function Control
W1/IO1-W8/IO8	Write Mask/Data In, Out
SC	Serial Clock
SE	Serial Enable
SIO1-SIO8	Serial Input/Output
VDD/VSS	Power (5V)/Ground
NC	No Connection

3

Capacitance*

T_A = 25°C, V_{DD} = 5 V ±10%, V_{SS} = 0 V, f = 1MHz

Symbol	Parameter	Min.	Max.	Unit
C _{IN}	Input Capacitance		7	pF
C _{IN/OUT}	Input/Output Capacitance		9	pF
C _{OUT}	Output Capacitance (QSF)		9	pF

*Note: Capacitance is sampled and not 100% tested.

Absolute Maximum Ratings*

Ambient Temperature Under Bias	-10°C to +80°C
Storage Temperature (plastic)	-55°C to +125°C
Voltage Relative to V _{SS}	-1.0 to +7.0 V
Short Circuit Out Current	50 mA
Power Dissipation	1 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.