

2GB – 2x128Mx72 DDR2 SDRAM REGISTERED, ECC, w/PLL

FEATURES

- 240-pin, dual in-line memory module
- Fast data transfer rates: PC2-4300 and PC2-3200
- Utilizes 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = V_{CCQ} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$ to 3.6V
- JEDEC standard 1.8V I/O (SSTL_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4 and 5
- Adjustable data-output drive strength
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- 64ms: 8,192 cycle refresh
- Gold edge contacts
- Product is lead-free
- RoHS compliant
- Dual Rank
- Package option
 - 240 Pin DIMM
 - PCB – 29.97mm (1.18") Max

DESCRIPTION

The WV3HG2128M72AER is a 128Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of thirty six 128Mx4 bit with 4 banks DDR Synchronous DRAMs in FBGA packages, mounted on 240-pin DIMM FR4 substrate.

DDR2 SDRAM modules use double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.


NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature options

OPERATING FREQUENCIES

	PC2-3200	PC2-4200
Clock Speed	200MHz	266MHz
CL-trCD-trP	3-3-3	4-4-4

* Consult factory for availability



PIN ASSIGNMENT – 240 PIN DIMM


PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	V _{REF}	61	A4	121	V _{SS}	181	V _{CCQ}
2	V _{SS}	62	V _{CCQ}	122	DQ4	182	A3
3	DQ0	63	A2	123	DQ5	183	A1
4	DQ1	64	V _{CC}	124	V _{SS}	184	V _{CC}
5	V _{SS}	65	V _{SS}	125	DQS9	185	CK0
6	DQS0#	66	V _{SS}	126	DQS9#	186	CK0#
7	DQS0	67	V _{CC}	127	V _{SS}	187	V _{CC}
8	V _{SS}	68	NC	128	DQ6	188	A0
9	DQ2	69	V _{CC}	129	DQ7	189	V _{CC}
10	DQ3	70	A10/AP	130	V _{SS}	190	BA1
11	V _{SS}	71	BA0	131	DQ12	191	V _{CCQ}
12	DQ8	72	V _{CCQ}	132	DQ13	192	RAS#
13	DQ9	73	WE#	133	V _{SS}	193	CS0#
14	V _{SS}	74	CAS#	134	DQS10	194	V _{CCQ}
15	DQS1#	75	V _{CCQ}	135	DQS10#	195	ODT0
16	DQS1	76	NC	136	V _{SS}	196	A13
17	V _{SS}	77	NC	137	RFU	197	V _{CC}
18	RESET#	78	V _{CCQ}	138	RFU	198	V _{SS}
19	NC	79	V _{SS}	139	V _{SS}	199	DQ36
20	V _{SS}	80	DQ32	140	DQ14	200	DQ37
21	DQ10	81	DQ33	141	DQ15	201	V _{SS}
22	DQ11	82	V _{SS}	142	V _{SS}	202	DQS13
23	V _{SS}	83	DQS4#	143	DQ20	203	DQS13#
24	DQ16	84	DQS4	144	DQ21	204	V _{SS}
25	DQ17	85	V _{SS}	145	V _{SS}	205	DQ38
26	V _{SS}	86	DQ34	146	DQS11	206	DQ39
27	DQS2#	87	DQ35	147	DQS11#	207	V _{SS}
28	DQS2	88	V _{SS}	148	V _{SS}	208	DQ44
29	V _{SS}	89	DQ40	149	DQ22	209	DQ45
30	DQ18	90	DQ41	150	DQ23	210	V _{SS}
31	DQ19	91	V _{SS}	151	V _{SS}	211	DQS14
32	V _{SS}	92	DQS5#	152	DQ28	212	DQS14#
33	DQ24	93	DQS5	153	DQ29	213	V _{SS}
34	DQ25	94	V _{SS}	154	V _{SS}	214	DQ46
35	V _{SS}	95	DQ42	155	DQS12	215	DQ47
36	DQS3#	96	DQ43	156	DQS12#	216	V _{SS}
37	DQS3	97	V _{SS}	157	V _{SS}	217	DQ52
38	V _{SS}	98	DQ48	158	DQ30	218	DQ53
39	DQ26	99	DQ49	159	DQ31	219	V _{SS}
40	DQ27	100	V _{SS}	160	V _{SS}	220	RFU
41	V _{SS}	101	SA2	161	CB4	221	RFU
42	CB0	102	NC	162	CB5	222	V _{SS}
43	CB1	103	V _{SS}	163	V _{SS}	223	DQS15
44	V _{SS}	104	DQS6#	164	DQS17	224	DQS15#
45	DQS8#	105	DQS6	165	DQS17#	225	V _{SS}
46	DQS8	106	V _{SS}	166	V _{SS}	226	DQ54
47	V _{SS}	107	DQ50	167	CB6	227	DQ55
48	CB2	108	DQ51	168	CB7	228	V _{SS}
49	CB3	109	V _{SS}	169	V _{SS}	229	DQ60
50	V _{SS}	110	DQ56	170	V _{CCQ}	230	DQ61
51	V _{CCQ}	111	DQ57	171	NC	231	V _{SS}
52	CKE0	112	V _{SS}	172	V _{CC}	232	DQS16
53	V _{CC}	113	DQS7#	173	NC	233	DQS16#
54	NC/BA2	114	DQS7	174	NC	234	V _{SS}
55	NC	115	V _{SS}	175	V _{CCQ}	235	DQ62
56	V _{CCQ}	116	DQ58	176	A12	236	DQ63
57	A11	117	DQ59	177	A9	237	V _{SS}
58	A7	118	V _{SS}	178	V _{CC}	238	V _{CC} SPD
59	V _{CC}	119	SDA	179	A8	239	SA0
60	A5	120	SCL	180	A6	240	SA1

PIN NAMES

Symbol	Descriptions
A0-A13	Address inputs
BA0, BA1	Bank Address Input
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
DQS0-DQS17, DQS0#-DQS17#	Data Strobe
CK0, CK0#	Clock
CKE0	Clock Enable
S0#	Chip Select
RAS#, CAS#, WE#	Command Inputs
V _{CC}	Power Supply 1.8V
V _{CCQ}	DQ Supply
V _{SS}	Ground
V _{REF}	SSTL_18 reference voltage
V _{CC} SPD	Serial EEPROM
SDA	Serial Presence-Detect
SCL	Serial Clock
SA0-SA2	Presence-Detect
NC	No Connect
RFU	Reserved for future use
ODT0	On-Die Termination
RESET#	Reset



FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All resistor values are 22 ohm unless otherwise specified.



RECOMMENDED DC OPERATING CONDITIONS

All voltages referenced to VSS

Parameter	Symbol	Min	Typical	Max	Units	Notes
Supply Voltage	V _{CC}	1.7	1.8	1.9	V	1
V _{CC} L Supply Voltage	V _{CC} L	1.7	1.8	1.9	V	4
I/O Supply Voltage	V _{CC} Q	1.7	1.8	1.9	V	4
I/O Reference Voltage	V _{REF}	0.49 x V _{CC} Q	0.50 x V _{CC} Q	0.51 X V _{CC} Q	V	2
I/O Termination Voltage (system)	V _{TT}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	mV	3

NOTE:

- V_{CC} and V_{CC}Q must track each other. V_{CC}Q must be less than or equal to V_{CC}.
- V_{REF} is expected to equal V_{CC}Q/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V_{REF} may not exceed ±1percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed ±2 percent of V_{REF} (DC). This measurement is to be taken at the nearest V_{REF} bypass capacitor.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- V_{CC}Q tracks with V_{CC}; V_{CC}L tracks with V_{CC}.

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	
V _{CC}	V _{CC} Supply Voltage Relative to V _{SS}	-1.0	2.3	V	
V _{CC} Q	V _{CC} Q Supply Voltage Relative to V _{SS}	-0.5	2.3	V	
V _{CC} L	V _{CC} L Supply Voltage Relative to V _{SS}	-0.5	2.3	V	
V _{IN} , V _{OUT}	Voltage on any Pin Relative to V _{SS}	-0.5	2.3	V	
T _{STG}	Storage Temperature	-55	100	°C	
I _I	Input Leakage Current; Any input 0V ≤ V _{IN} ≤ V _{CC} ; V _{REF} input 0V ≤ V _{IN} ≤ 0.95V; (All other pins not under test = 0V)	Command/Address, RAS#, CAS#, WE# S#, CKE, CK, CK#, DM	-5	5	μA
I _{OZ}	Output Leakage Current; 0V ≤ V _{OUT} ≤ V _{CC} Q; DQs and ODT are disabled	DQ, DQS, DQS#	-5	5	μA
I _{VREF}	V _{REF} Leakage Current; V _{REF} = Valid V _{REF} level		-36	36	μA

CAPACITANCE

T_A = 25°C, f = 1MHz, V_{CC} = V_{CC}Q = 1.8V

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A13, BA0-BA1, RAS#, CAS#, WE#)	C _{IN1}	9	11	pF
Input Capacitance (CKE0, CKE1), (ODT0, ODT1)	C _{IN2}	9	11	pF
Input Capacitance (CS0#, CS1#)	C _{IN3}	14	18	pF
Input Capacitance (CK0,CK0#)	C _{IN4}	6	7	pF
Input Capacitance (DQS0#-DQS8#)	C _{IN5}	9	12	pF
Input Capacitance (DQ0-DQ63), (CB0-CB7)	C _{OUT1}	9	12	pF

**OPERATING TEMPERATURE CONDITION**

Parameter	Symbol	Rating	Units	Notes
Operating temperature	T_{OPER}	0 to 85	°C	1, 2

NOTE:


1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51 .2
2. At 0 - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

Parameter	Symbol	Min	Max	Unit
Input High (Logic 1) Voltage	$V_{IH}(DC)$	$V_{REF} + 0.125$	$V_{REF} + 0.300$	V
Input Low (Logic 0) Voltage	$V_{IL}(DC)$	-0.300	$V_{REF} - 0.125$	V

INPUT AC LOGIC LEVEL

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage	$V_{IH}(AC)$	$V_{REF} + 0.250$	—	V
AC Input Low (Logic 0) Voltage DDR2-400 & DDR2-533	$V_{IL}(AC)$	—	$V_{REF} - 0.250$	V



DDR2 Icc SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only

Parameter	Symbol	Condition	553	403	Units	
Operating one device bank active-precharge current;	I _{CC0}	t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RAS} MIN (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	2,284	2,284	mA	
Operating one device bank active-read-precharge current;	I _{CC1}	I _{OUT} = 0mA; BL = 4, CL = CL (I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RAS} = t _{RAS} MIN (I _{CC}), t _{RCD} = t _{RCD} (I _{CC}); CE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I _{CC4W} .	2,554	2,554	mA	
Precharge power-down current;	I _{CC2P}	All device banks idle; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	988	988	mA	
Precharge quiet standby current;	I _{CC2Q}	All device banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	1,780	1,780	mA	
Precharge standby current;	I _{CC2N}	All device banks idle; t _{CK} = t _{CK} (I _{CC}); CE is HIGH, S# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	1,960	1,960	mA	
Active power-down current;	I _{CC3P}	All device banks open; t _{CK} = t _{CK} (I _{CC}); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING.	Fast PDN Exit MR[12] = 0	1,780	1,780	mA
			Slow PDN Exit MR[12] = 1	1,132	1,132	mA
Active standby current;	I _{CC3N}	All device banks open; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RAS} MAX (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	2,500	2,500	mA	
Operating burst write current;	I _{CC4W}	All device banks open, Continuous burst writes; BL = 4, CL = CL (I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RAS} MAX (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, S# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	2,824	2,644	mA	
Operating burst read current;	I _{CC4R}	All device banks open, Continuous burst reads, I _{OUT} = 0mA; BL = 4, CL = CL (I _{CC}), AL = 0; t _{CK} = t _{CK} (I _{CC}), t _{RAS} = t _{RAS} MAX (I _{CC}), t _{RP} = t _{RP} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	2,914	2,734	mA	
Burst refresh current;	I _{CC5}	t _{CK} = t _{CK} (I _{CC}); Refresh command at every t _{RFC} (I _{CC}) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING.	5,740	5,740	mA	
Self refresh current;	I _{CC6}	CK and CK# at 0V; CE ≤ 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING.	288	288	mA	
Operating device bank interleave read current;	I _{CC7}	All device banks interleaving reads, I _{OUT} = 0mA; BL = 4, CL = CL (I _{CC}), AL = t _{RCD} (I _{CC}) - 1 x t _{CK} (I _{CC}); t _{CK} = t _{CK} (I _{CC}), t _{RC} = t _{RC} (I _{CC}), t _{RRD} = t _{RRD} (I _{CC}), t _{RCD} = t _{RCD} (I _{CC}); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTS; Data bus inputs are SWITCHING; See I _{CC7} Conditions for detail.	4,804	4,804	mA	

NOTE:

I_{CC} specification is based on SAMSUNG components. Other DRAM manufactures specification may be different.

* Value calculated as on module rank in this operating condition, and all other module ranks in I_{CC2P} (CE LOW) mode.

** Value calculated reflects all module ranks in this operating condition.



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION

AC Characteristics			534		403		Units	
Parameter		Symbol	Min	Max	Min	Max		
Clock	Clock cycle time	CL = 4	t _{CK} (4)	3,750	8,000	5,000	8,000	ps
		CL = 3	t _{CK} (3)	5,000	8,000	5,000	8,000	ps
	CK high-level width	t _{CH}	0.45	0.55	0.45	0.55	t _{CK}	
	CK low-level width	t _{CL}	0.45	0.55	0.45	0.55	t _{CK}	
	Half clock period	t _{HP}	MIN (t _{CH} , t _{CL})		MIN (t _{CH} , t _{CL})		ps	
	Clock jitter	t _{JIT}	TBD		TDB		ps	
Data	DQ output access time from CK/CK#	t _{AC}	-500	+500	-600	+600	ps	
	Data-out high-impedance window from CK/CK#	t _{HZ}		t _{AC} MAX		t _{AC} MAX	ps	
	Data-out low-impedance window from CK/CK#	t _{LZ}	t _{AC} MIN	t _{AC} MAX	t _{AC} MIN	t _{AC} MAX	ps	
	DQ and DM input setup time relative to DQS	t _{DS}	100		150			
	DQ and DM input hold time relative to DQS	t _{DH}	225		275			
	DQ and DM input pulse width (for each input)	t _{DIPW}	0.35		0.35		t _{CK}	
	Data hold skew factor	t _{QHS}		400		450	ps	
	DQ–DQS hold, DQS to first DQ to go nonvalid, per access	t _{QH}	t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		ns	
	Data valid output window (DVW)	t _{DVW}	t _{QH} - t _{DQSQ}		t _{QH} - t _{DQSQ}		ns	
Data Strobe	DQS input high pulse width	t _{DQSH}	0.35		0.35		ps	
	DQS input low pulse width	t _{DQSL}	0.35		0.35		ns	
	DQS output access time from CK/CK#	t _{DQSCK}	-450	+450	-500	+500	t _{CK}	
	DQS falling edge to CK rising – setup time	t _{DSS}	0.2		0.2		t _{CK}	
	DQS falling edge from CK rising – hold time	t _{DSH}	0.2		0.2		t _{CK}	
	DQS–DQ skew, DQS to last DQ valid, per group, per access	t _{DQSQ}		300		350	ps	
	DQS read preamble	t _{RPRE}	0.9	1.1	0.9	1.1	t _{CK}	
	DQS read postamble	t _{RPST}	0.4	0.6	0.4	0.6	t _{CK}	
	DQS write preamble setup time	t _{WPRES}	0		0		ps	
	DQS write preamble	t _{WPRE}	0.35		0.35		t _{CK}	
	DQS write postamble	t _{WPST}	0.4	0.6	0.4	0.6	t _{CK}	
	Write command to first DQS latching transition	t _{DQSS}	WL + 0.25	WL - 0.25	WL + 0.25	WL - 0.25	t _{CK}	
	Address and control input pulse width for each input	t _{IPW}	0.6		0.6		t _{CK}	
	Address and control input setup time	t _{IS}	250		250		t _{CK}	
	Address and control input hold time	t _{IH}	375		475		t _{CK}	
	CAS# to CAS# command delay	t _{CCD}	2		2		ps	

NOTE:

AC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different.



DDR2 SDRAM COMPONENT AC TIMING PARAMETERS & SPECIFICATION

AC Characteristics		Symbol	534		403		Units
Parameter			Min	Max	Min	Max	
Command and Address	ACTIVE to ACTIVE (same bank) command	t _{RC}	60		65		ns
	ACTIVE bank a to ACTIVE bank command	t _{RRD}	7.5		7.5		ns
	ACTIVE to READ or WRITE delay	t _{RCD}	15		15		ns
	Four Bank Activate period	t _{FAW}	37.5	35.7	35.7	35.7	ns
	ACTIVE to PRECHARGE command	t _{RAS}	45	70,000	45	70,000	ns
	Internal READ to precharge command delay	t _{RTP}	7.5		7.5		ns
	Write recovery time	t _{WR}	15		15		ns
	Auto precharge write recovery + precharge time	t _{DAL}	t _{WR} + t _{RP}		t _{WR} + t _{RP}		ns
	Internal WRITE to READ command delay	t _{WTR}	7.5		10		ns
	PRECHARGE command period	t _{RP}	15		15		ns
	PRECHARGE ALL command period	t _{RPA}	t _{RP} + t _{CK}		t _{RP} + t _{CK}		ns
	LOAD MODE command cycle time	t _{MRD}	2		2		t _{CK}
	CKE low to CK,CK# uncertainty	t _{DELAY}	4,375		4,375		ns
Self Refresh	REFRESH to Active or Refresh to Refresh command interval	t _{RFC}	127.5	70,000	127.5	70,000	ns
	Average periodic refresh interval	t _{REFI}		7.8		7.8	μs
	Exit self refresh to non-READ command	t _{XS_{NR}}	t _{RFC} (MIN) + 10		t _{RFC} (MIN) + 10		ns
	Exit self refresh to READ command t _{XS_{RD}}	t _{XS_{RD}}	200		200		t _{CK}
	Exit self refresh timing reference	t _{IS_{XR}}	t _{IS}		t _{IS}		ps
ODT	ODT turn-on delay	t _{AO_{ND}}	2	2	2	2	t _{CK}
	ODT turn-on	t _{AO_N}	t _{AC} (MIN)	t _{AC} (MAX) + 1000	t _{AC} (MIN)	t _{AC} (MAX) + 1000	ps
	ODT turn-off delay	t _{AO_{FD}}	2.5	2.5	2.5	2.5	t _{CK}
	ODT turn-off	t _{AO_F}	t _{AC} (MIN)	t _{AC} (MAX) + 600	t _{AC} (MIN)	t _{AC} (MAX) + 600	ps
	ODT turn-on (power-down mode)	t _{AO_{NPD}}	t _{AC} (MIN) + 2000	2 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2 x t _{CK} + t _{AC} (MAX) + 1000	ps
	ODT turn-off (power-down mode)	t _{AO_{FPD}}	t _{AC} (MIN) + 2000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	t _{AC} (MIN) + 2000	2.5 x t _{CK} + t _{AC} (MAX) + 1000	ps
	ODT to power-down entry latency	t _{AN_{PD}}	3		3		t _{CK}
	ODT power-down exit latency	t _{AX_{PD}}	8		8		t _{CK}
Power-Down	Exit active power-down to READ command, MR[bit12=0]	t _{X_{ARD}}	2		2		t _{CK}
	Exit active power-down to READ command, MR[bit12=1]	t _{X_{ARDS}}	6-AL		6-AL		t _{CK}
	Exit precharge power-down to any non-READ command.	t _{X_P}	2		2		t _{CK}
	CKE minimum high/low time	t _{CKE}	3		3		t _{CK}

NOTE:
AC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different.



Notes

- **Engineering to determine what notes to use.**
- **How to spec notes.**




ORDERING INFORMATION FOR D6

Part Number	Speed	CAS Latency	t _{RC} D	t _{RP}	Height*
WV3HG2128M72AER534D6F	266MHz/533Mb/s	4	4	4	30.50 (1.20")
WV3HG2128M72AER403D6F	200MHz/400Mb/s	3	3	3	30.50 (1.20")

- NOTES:
- RoHS products. ("G" = RoHS Compliant)
 - Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendor code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
 - Consult factory for availability of industrial temperature (-40°C to 85°C) option.


PACKAGE DIMENSIONS FOR D6



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



PART NUMBERING GUIDE





Document Title

2GB – 2x128Mx72 DDR2 SDRAM REGISTERED, ECC, w/PLL

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	September 2005	Advanced
Rev 1	1.0 Updated AC title to indicate component AC specs only	November 2006	Advanced